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Abstract
Technology scaling has provided system designers with an exploding transistor budget, far
more than what was available when the core principles behind many existing commodity micro-
processors were envisioned. With this tremendous growth, however, comes a whole new set of
engineering challenges involving power density, thermal efﬁciency, and so on. In particular, the
power constraint is rapidly becoming one of the ﬁrst order design considerations in microprocessor
designs. In the landscape of general purpose processors, such power limited designs designate a
signiﬁcant paradigm shift from the area limited designs of the past several decades.
This dissertation proposes a model to capture the ﬁrst order impact of the power constraint
in the architectural design. Denoted as the Simultaneously Active Fraction (SAF), this metric
represents the fraction of the entire chip resources that can be active simultaneously, given a target
power envelope. As the improvement in the energy efﬁciency of individual transistor devices lags
behind the growth in their integration capacity, the dissertation ﬁnds that the SAF is monotonically
decreasing in each successive technology generation.
In the context of such a fundamental technology trend where integrating processing cores on
a single chip comes at a marginal cost compared to the cost of powering them up simultaneously,
this dissertation investigates a novel multicore design paradigm: Over-provisioned Multicore Sys-
tem (OPMS). An OPMS is a class of multicores that by design provision more processing core
resources than that can be kept active for their target Thermal Design Power (TDP). Since only a
subset of the on-chip cores can be active at any given time, this design paradigm affords tremen-
dous ﬂexibility in assigning computation on processing cores, facilitating many novel techniques
in this broad framework.
To demonstrate a concrete application of this framework, the dissertation proposes Computa-
tion Spreading (CSP): a new model for distributing the collective work from multithreaded appli-ii
cations. CSP aims to collocate similar computation fragments from different threads on the same
core, while distributing dissimilar computation fragments from the same thread across multiple
cores. Under CSP, on-chip cores in an OPMS are dynamically specialized via retaining mutu-
ally exclusivepredictive states, and function like hardware accelerators for appropriately assigned
computationonthem, withoutrequiringanystructuralmodiﬁcationsinthecoremicro-architecture.
The dissertation demonstrates the effectiveness of CSP in an OPMS through rigorous evaluation
of performance, energy efﬁciency, and several design trade-offs that are critical to understand the
impact of the OPMS design paradigm in future microprocessor designs.iii
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Chapter1
Introduction
The design of a microprocessor must conjoin two fundamental technology trends: trends in semi-
conductor industry that underlies the basic building block of microprocessors, and trends in soft-
ware that runs on these microprocessors, dictating their functional requirements. Behind many
of these technology trends, the market economics plays a critical role and deeply impacts their
evolution, including the shape of microprocessors.
The most profound trend in the semiconductor technology is the scaling of transistor devices,
allowingto doublethe numberof availabletransistorson a chip every two years [78]. In additionto
this exponentialgrowth in devices, the scaling also comes with an improvementin the performance
of each device, enabling more powerful microprocessors in successive generations. Indeed, no
other industry in the history has seen the phenomenal growth that the microprocessor industry has
demonstrated in the past several decades [118]. This tremendous improvement from the hardware
greatly inﬂuenced the software, dramatically increasing its diversity and complexity in the pursuit
to exploit the performance boost from the hardware, and improve the end-user satisfaction.
While seeking performance improvement was the most dominant requirement from an eco-
nomic standpoint in the past, more recently, the market economics is increasingly demanding en-2
ergy efﬁciency, while prohibiting the rise of complexity and associated design costs, substantially
altering the design considerations of microprocessors. Consequently, the traditional strategy of
exploiting more transistor resources to build increasingly complex, and power hungry monolithic
processor cores, is giving way to the trend of modular designs based on multicores where a single
processing core is replicated multiple times on the same die.
The emergence of multicore chips brings forth many new challenges and opportunities. Ex-
ploiting the concurrency, and the computation bandwidth afforded by these multicores is a major
design challenge for the future systems, encompassing multiple layers of system designers from
the hardware architects to the application developers [9]. On the other hand, the superior com-
munication bandwidth and latency between on-chip cores inspire novel techniques to manage the
aggregate core resources, so as to satisfy the demand for performance and energy efﬁciency. Many
of these techniques may have been outright infeasible in multiprocessors built from uniprocessor
chips, and therefore failed to justify serious considerations before. Yet another challenge revolves
around ensuring reliable execution, especially when the inherent reliability from the hardware
components is expected to fall with the technology scaling [15,17].
All these broad problem domains are important and need substantial research, but this disser-
tation focuses on the second problem: exploiting more resources to improve energy efﬁciency and
performance, without putting additional burden on the power budget. Several current generation
multiprocessor chips are already operating near the engineering threshold for power, based on air
cooling [94,101]. With the exponential growth of transistor devices, the ability to put more pro-
cessing cores on a chip is now poised to easily outpace the corresponding ability to power up these
cores simultaneously.
In such a context, this dissertation investigates a multicore design paradigm that, by design,
incorporates more processing cores than the number of cores allowed to perform simultaneous3
computation without exceeding the chip power budget. The dissertation calls this multicore de-
sign paradigm an Over-provisioned Multicore System (OPMS) [25], reﬂecting the unique over-
provisioning of processing core resources with respect to the power envelope. Since only a subset
of the on-chip cores are activeat any giventime, an OPMS affords tremendousﬂexibilityin assign-
ing computation on processing cores, facilitating many novel techniques in this broad framework.
After presenting the general framework and implementation of an OPMS, a classic applica-
tion for this design is proposed and rigorously evaluated in this dissertation, which combines the
scheduling ﬂexibility in an OPMS with the superior inter-core communication in multicore sys-
tems. Unlike the traditional approach to distribute the collective computation based on threads in
a multithreaded application, this dissertation proposes Computation Spreading (CSP) [24]. CSP
aims to collocate similar computation fragments from different threads on the same core, while
distributing dissimilar computation fragments from the same thread across multiple cores. Under
CSP, on-chip cores in an OPMS are dynamically specialized via retaining mutually exclusive pre-
dictive states, and function like hardware accelerators for appropriately assigned computation on
them, without requiring any structural modiﬁcation in their core micro-architecture.
1.1 Motivation
This section discusses the two key motivations behind this dissertation work: challenges and op-
portunities in multicore systems, and the demand for energy efﬁciency.
1.1.1 Challenges and Opportunities in Multicore Systems
The emergence of multicore systems in the recent years, which has now become ubiquitous across
the entire computer industry, has spurred several new challenges within the context of delivering4
energy efﬁciency and performance improvement. The additional processing cores introduce new
perspective in system design as efﬁcient use of aggregate resources is becoming a major engi-
neering challenge. Earlier, in a uniprocessor domain, all resources including caches and memory
bandwidth were solely provisioned for the single computation executing on the core. However, in
a multicore systems, multiple computations compete for the shared resources, and appropriately
allocating resources among these computations has a large impact on overall performance and fair-
ness of the system [27,49]. Furthermore, the many fold increase in the pool of aggregate private
resources like L1 caches and branch predictors, also imposes intriguing design challenges in terms
of using them efﬁciently as a whole.
Despite these design challenges, multicore systems also offer new opportunities that compel a
fresh look into the fundamental principles of the system design. Most importantly, multicore sys-
tems offer superior bandwidth and latency in communication between on-chip cores, as compared
to equivalent multiprocessors built from uniprocessor chips [23]. Co-operation among different
on-chip cores becomes more practical in these multicore platforms, enabling superior performance
and reliability of a wide range of applications [24,38,121].
1.1.2 Energy Efﬁciency
The proliferation of digital systems have led to an ever increasing global energy cost attributed to
them. A recent study indicates that the energy cost from servers in data centers have doubled from
2000 to 2006 in US, and now contributes 1.5% of the overall energy consumption, equivalent to
the household energy consumption in US [112]. This large rise in energy cost has now crossed
the threshold where the operating cost of computers are now poised to overshoot the cost of their
ownership [31]. Although many aspects of an entire system play key roles behind this surge in the
energy expenditure, a substantial fraction of this growth is attributed to the rising power consump-5
tion of microprocessors [31].
The increasing power consumption in a microprocessor introduces a serious problem as the
heat generated in a small form factor must be removed briskly, so as to remain within the operating
temperaturerange, necessaryforthereliableexecutionofthedevices. However,aircoolingusedby
commodity microprocessors—prevalentin both desktop and server platforms—has an engineering
limit of the amount of heat it can remove [55], dictating the power budget. Moreover, economic
considerationsto saveoperatingcostfurtherrestrictthepowerenvelopesincurrent multicores[91].
With the doubling of transistordevices in microprocessor chips, their power consumptions also
increased, but did not double in successive generations, as substantial beneﬁts in energy efﬁciency
was drawn purely from technology scaling [15]. As the size of the transistor scaled with successive
technology generations, the energy efﬁciency also improved from voltage and capacitance scaling.
But in recent years, voltage scaling has almost stopped due to various constraints from the device
engineering [16,29], limiting the energy efﬁciency gained from technology scaling. Consequently,
system designers are now expected to focus on various techniques at the architectural level to
control the power consumption of microprocessors [56].
An indication to fulﬁll this expectation is seen in several current generation microproces-
sors that show a trend in increasing functional diversiﬁcation where a diverse pool of micro-
architectures, performing specialized functions, are integrated [55]. Several research proposals
have also appeared to advocate more of such specialized components [5,28,39]. Broadly termed
as hardware accelerators, these special purpose circuit components excel in both power and per-
formance metrics. Compared to general purpose components, such custom designed components
often deliver orders of magnitudeimprovement in power-performance for the speciﬁc computation
they were intended [56]. Several microprocessors already include such hardware accelerators (e.g.,
the cryptographic unit in Sun’s Niagara [82]), and the ITRS roadmap envisions a continuation of6
this trend [55].
1.2 Thesis Contributions
This dissertation makes several contributions in the context of energy efﬁcient multicore designs.
First, it deﬁnes an abstract model for the power constraint in microprocessors, and demonstrates
its use in reasoning about different multicore conﬁgurations in the early phase of their designs.
Second, in light of the increasing power constraint in successive technology generations, this dis-
sertation proposes Over-provisioned Multicore System (OPMS), which by design provisions more
core resources on a multicore than the maximum possible simultaneously active cores for its target
power budget. Such a design is in a stark contrast with the conventional multicores that target full
utilization of core resources. Nevertheless, this design paradigm captures the fundamental tech-
nology trend where integrating cores comes at a much lower marginal cost than powering them
up. Third, this dissertation proposes Computation Spreading: a new model for distributing col-
lective computation from multithreaded applications, and delves into a rigorous evaluation of its
performance and energy efﬁciency.
1.2.1 Simultaneously Active Fraction
While the power constraint is rapidly growing in importance for microprocessor designs, esti-
mating the extent of this constraint at an early phase of a microprocessor design cycle imposes
a serious challenge [19]. To mitigate this challenge, this dissertation develops an abstract model
for the power constraint by expressing it in a more tractable area metric: Simultaneously Active
Fraction (SAF). SAF of a chip is deﬁned as the maximum fraction of on-chip devices that can be
active at the same time, while still remaining within the chip’s power budget, also known as the7
Thermal Design Power (TDP).
Combining the expression derived for the SAF, and the expected transistor characteristics for
severalupcomingtechnologygenerations[55], thedissertationﬁnds that theSAF islikelyto shrink
substantially in future microprocessors, limiting the fractional resources that can be active at any
given time. Using analytic models, two concrete applications are then presented to illustrate the
impact of shrinking SAF in multicore design considerations.
1.2.2 Over-provisioned Multicore System
In the light of various technology trends, this dissertation investigates a novel multicore design
paradigm, which embodies a class of multicores that by design integrates more cores than al-
lowed by its power budget. Throughout this dissertation, such a multicore is referred as an Over-
provisioned Multicore System (OPMS) [25]. From a system design perspective, the OPMS design
paradigm designates a substantial shift in design considerations from the past, where increasing
the processing core utilization was of prime importance. Instead, this dissertation proposes a novel
multicore paradigm where power is considered more critical, enabling a dynamic distribution of
the available power budget among the on-chip cores. Since only a subset of the available cores is
engaged in computation, the inherent ﬂexibility of assigning computation on the cores facilitates
various techniques to dynamically specialize the on-chip cores, yielding beneﬁts in both runtime
and energy efﬁciency.
1.2.3 Computation Spreading
Finally, this dissertation proposes Computation Spreading that combines the scheduling ﬂexibil-
ity of an OPMS, and the superior communication in multicore systems, to build a co-operative
framework among on-chip cores to perform the collective computation from multithreaded appli-8
cations [24]. Conventional multicores distribute the computation on such applications based on
threads, resulting in a poor utilization of predictive structures that exploit properties of instruction
streams (e.g., instruction caches and branch predictors). In contrast, CSP localizes similar compu-
tation from multiple threads onto a single core, while distributing dissimilar computation from a
single thread onto multiple cores. Consequently, on-chip cores in an OPMS retain mutually exclu-
sive predictive states, and function as hardware accelerators when appropriate computations are
assigned on them that best exploit those predictive states.
1.3 Dissertation Outline
Rest of the chapters in this dissertation are organized as follows. Chapter 2 presents the model
for the Simultaneously Active Fraction, with a detailed discussion on the background concepts of
area and power constraints, the expected trends of SAF, and its application in the early phase of a
microprocessor design. Chapter 3 introduces the primary contribution of this dissertation — Over-
provisioned Multicore Systems (OPMS), presents a broad discussion on its design aspects, and the
speciﬁc implementation adopted for the rest of the dissertation. Chapter 4 illustrates Computation
Spreading with itsmotivationin thecontextof multicoredesignsand OPMS, and thespeciﬁc ﬂavor
of CSP adopted in this dissertation: separating OS and user computation. Chapter 5 describes the
detailed methodology used throughout this endeavor. Subsequently, Chapter 6 presents a rigorous
evaluation of performance and energy efﬁciency of the OPMS. Finally, Chapter 7 summarizes
the main contributions detailed in the previous chapters, and outlines possible research directions
stemming from this dissertation.9
Chapter2
Simultaneously Active Fraction
Driven by the increasing demand for energy efﬁciency at the system level, power consumption is
rapidly emerging as one of the ﬁrst order design considerations in modern microprocessors [80].
In the general-purpose microprocessor design space, power limited designs designate a signiﬁcant
paradigm shift from the area limited designs of past several decades [48]. While several archi-
tectural intuitions deal well with area, allowing a hierarchical and modular design strategy to be
effective, considering power consumption at the early phase of a similar design ﬂow imposes a
major challenge.
Although one can accurately estimate transistor level power consumption, transcending that
estimation at the chip level requires aggregation over many levels of abstraction, substantially
complicating the assessment. For example, power consumption of a single transistor may vary
widely depending on the micro-architectural circuit component it belongs to. Even within a given
small circuit component, the power consumption may vary based on its topological placement,
activity and physical characteristics (e.g., width). Consequently, it is practically impossible to
accurately estimate the power consumption of a system at an early phase of its design cycle [19].
Given this technical difﬁculty, this chapter develops an abstract model for the engineering con-10
straintimposedon a microprocessordesigndueto its powerconsumption. Thekey objectivein this
pursuit is not to come up with an accurate estimation of power consumption of a particular design,
but to develop a ﬁrst order model of chip level power constraint, and investigate the technology
trend of this metric. This dissertation develops this model for power constraint by expressing it as
an area constraint. This chapter deﬁnes this expression as a metric, referred as the Simultaneously
Active Fraction (SAF): the maximum fraction of on-chip devices that can be active at the same
time, while still remaining within the chip’s power budget, also known as the Thermal Design
Power (TDP).
The chapter begins with a background discussion of area and power constraint in the context
of a microprocessor design in Section 2.1. Next it develops the ﬁrst order model of SAF in Section
2.2, and presents quantitative trends of SAF based on prevailing technology characteristics. Next,
it describes the role of SAF reduction in future microprocessors in Section 2.3. Then, the chapter
presents two concrete examples to demonstrate the use of SAF in the early phase of power con-
strained multicore designs. First, it incorporates the power constraint in a recent analytic model
for determining speedup from multicore chips in Section 2.4. Second, it shows the application
of SAF in designing multicores for multithreaded server applications in Section 2.5. The chapter
concludes with a summary in Section 2.6.
2.1 Area and Power Constraint
This section presents the background concepts of the two key engineering constraints in a mi-
croprocessor design: area and power. Fundamentally, the area constraint is well deﬁned, and it
is statically met by the collective presence of devices, each of them occupying a certain fraction
of the area. In contrast, the power constraint is satisﬁed dynamically, as the mere presence of a
device is not sufﬁcient to determine its power consumption. Different ensemble of devices can11
operate at a wide range of power levels at different times, lending a dynamic nature to the total
power consumption. Even at a ﬁxed total power, the selection of devices consuming power may
differ. A detailed discussion of these constraints, and the design implications of satisfying them
concurrently—a necessary requirement for microprocessor designs—is presented next.
2.1.1 Area Constraint
The area of a micro-processor chip is a function of the size of devices, and the total number of
devices integrated onto it. The total area constraint can then be expressed as:
Adie =
N  
i=1
Di
where Adie represents the die area constraint, N is the total number of devices integrated on
a die, and Di is the size of an individual device i. The total available area for a given implemen-
tation is determined by various factors such as form factors, expected die yield, wafer size, and
economic consideration for the target market place [55]. Despite the complex interaction of sev-
eral factors, ITRS roadmap predicts a constant die-size for the foreseeable future, especially for
high-performance microprocessor units [56].
After the total area constraint or die size is established, it must then be met by the aggregate
sizes of integrated devices. As the equation indicates, one can either reduce the size of each device
or simply remove the required number of devices to satisfy this constraint. However, within a
given technology generation, there is a limit for the minimum device size. Once this minimum
size is attained for all the integrated devices, violation of the area constraint can only be rectiﬁed
by downsizing the device count. Of course, performance considerations may dictate larger device
sizes in various critical micro-architecture components [118], thereby requiring further reduction12
in the aggregate devices.
2.1.2 Power Constraint
Similar to the area, the total chip power is an aggregation of power from each device. The total
power is constrained by the cost-effective cooling capacity of a high volume micro-processor de-
signs [53]. More recently, the demand in energy efﬁciency is imposing severe restrictions on the
chip power budget [91]. Collectively, these two trends indicate a constant chip power budget, even
under optimistic assumptions. This power constraint can be expressed as:
Powerdie =
N  
i=1
Pi
where Powerdie is the chip-level power constraint, Pi is the power consumed by the device i,
while N is the total number of devices as before. While the minimum area of a transistor device
(Di) is set by the technology generation, there is no such set minimum for device level power
consumption: devicescan existon adiewithoutconsumingpower. Withinagivenimplementation,
the power consumption of on-chip devices also tends to vary substantially [19,20]. Thus, unlike
the area constraint, where the presence of a device results in a reduction of total available area, the
mere presence of on-chip devices may not reduce the available power budget. This key distinction
allows a variety of design strategies to meet the chip level power constraint (e.g., half of the total
devices consuming the entire power budget, while the rest are in zero power mode).
2.1.3 Satisfying Area and Power Constraints
A viable microprocessor design must concurrently satisfy both its area and power constraint as
determined by the form factor, energy efﬁciency requirements, economic considerations and so13
forth. At a high level, the area constraint limits the number of aggregate devices on a single chip,
which in turn will limit micro-architecture components (e.g., processing cores, caches, special
purposeaccelerators)thatcan berealizedwithinthediearea. Ontheotherhand, foreach individual
device power level, the chip power constraint, typically referred as its Thermal Design Power
(TDP), limits the total number of devices consuming power at that level. As the device power level
varies, the total number of devices allowed at that level will also change. Furthermore, the ability
to maintain devices at (or near) the zero power level, allows different collection of on-chip devices,
and the corresponding micro-architecture they constitute, to consume power at different times.
Therefore, the power constraint of a given implementation can be dynamically satisﬁed by
different subsets of on chip devices. Any given subset of such devices also have a certain area, but
their aggregate area is a fraction of the total available chip area. This dissertation deﬁnes such a
fractional area as the Simultaneously Active Fraction (SAF) of a chip. Formally, the SAF of a chip
designates the largest fraction of the on-chip devices, and their collective area thereof, which is
allowed to remain simultaneously active and consume power without violating the chip TDP.
The SAF captures the chip TDP in a more tractable metric for the architects: area. The maxi-
mum value of an SAF is 1, where all the on-chip devices can actively consume power. In practice,
typical implementations have lower values of SAF. Therefore, from the power perspective, the de-
vices are over-provisioned as the power constraint bars concurrent active power consumption in all
ofthem. A key contributionofthis dissertationis to builda framework tounderstand theconcept of
over-provisioningin the context of multicore designs and their TDP. However, this chapter focuses
on a thorough understanding of the SAF, its technology trends, impact on power conservation, and
applications of SAF during the early phase of microprocessor designs.14
2.2 SAF: First Order Model
This section developsthe model of SAF, and inspects the technologytrends of it. Thekey objective
behind inspecting the SAF trends is to provide an area perspectiveof the power constraint in future
microprocessor designs.
2.2.1 Analytic Model
To develop the SAF model, this section begins with a discussion on the fundamental transistor
level power characteristics and their recent trends, which are crucial to understand the SAF trends.
A basic CMOS transistor device has two different modes of power consumption: dynamic power
and static power.
2.2.1.1 Trends in Dynamic Power
Dynamic power is consumed through the switching of a transistor, which results in charging or
discharging of the device. Because of the charging and discharging, a transistor can be modeled
as a capacitive load, driven by the supply voltage of the transistor [118]. Based on the switching
frequency (f), the dynamic power of a device is given by the following equation:
Powerdynamic = C · V
2
DD · f
where C is the capacitive load and VDD is the supply voltage.
To understand the transistor level trends in dynamic power, one can simply investigate differ-
ent parameters in the equation shown above. Clearly, the most dominant factor is scaling down the
supply voltage VDD, which yields a quadratic reduction in power. In the semi-conductor technol-
ogy, scaling can have different implications in different contexts. For example, scaling of voltage15
and capacitance implies a reduction of these parameters, while frequency scaling usually implies
an increase. However, for the ease of comprehension, scaling will be used to explicitly indicate a
reduction throughout this chapter.
Historically, the supply voltage was scaled, almost in tandem with the device feature size,
after the semi-conductor industry adopted constant electric ﬁeld with technology scaling [15].
However, more recently, the scaling of voltage has slowed down considerably due to the reliability
concerns in sub-micron devices, and the inability to scale the threshold voltage [47]. Several
leading fabrication vendors are expecting a ﬂat supply voltage in the near future [16,29]. This
diminishing return in power reduction from voltage scaling is the most fundamental reason behind
the increasing power consumption in microprocessor chips [15].
Ontheotherhand, scalingthecapacitancegivesalinearreductionindynamicpower. Although,
the capacitance was scaled almost linearly with the feature size, in recent years it is showing signs
of slowing down [76]. To understand this slowdown, let us inspect the governing equation for the
transistor capacitance:
Ctotal = Cintrinsic + Cparasitic
Fundamentally, the intrinsic capacitance (Cintrinsic) is dependent on the gate length, and scales
down as the device size shrinks, but the parasitic component (Cparasitic) is independent of the
gate length [104]. In past technology generations, the intrinsic capacitance made up the bulk of the
total capacitance [104], thereby resulting in a near linear reduction of the total capacitance with the
technology scaling. On the other hand, the parasitic capacitance is increasing with the technology
scaling, and is rapidly becoming a signiﬁcant fraction of the total capacitance [76]. Consequently,
the overall capacitance scaling is now slowing down.
Unlikethesupplyvoltageandload capacitance, thefrequency hasbeen increasinginsuccessive16
Characteristics Ideal/Theoretical Real
Supply Voltage Linear scaling (0.7) [15] Marginal scaling [16,54]
Capacitance Linear scaling (0.7) [15] Scaling slowing down, sub-linear [76]
Frequency 43% (1/0.7) increase [15] Target 17%, likely smaller in future multicores [56]
Dynamic Power 50% improvement [15] Limited improvement [16]
Table 2.1: Technology scaling trends of Dynamic Power
technologygenerations. Thescaling oftransistordevices leadsto areduction in itsintrinsicswitch-
ing delay, allowing a commensurate increase in the clock frequency [118]. Increasing the clock
frequency was also one of the most effectivetechniques for improvingperformance. Moreover, the
increase in power consumption from the rise in frequency was already more than compensated by
the scaling of supply voltage and capacitance, resulting in an overall improvement in device level
energy efﬁciency [15]. However, as the performance improvement from increasing the processor
clock frequency started to slowdown, with the concurrent trend in diminishing returns in power
consumption improvement from the supply voltage, aggressively increasing the frequency fell out
of practice in modern microprocessor implementations. The ITRS predicts only limited increase
in frequency for logic components [56], even for high performance microprocessors.
Table 2.1 presents a summary of the above discussion. Combining all these trends, it appears
that the improvement in dynamic power is likely to slowdown dramatically over the next several
technology generations.
2.2.1.2 Static Power Trends
In contrast to the dynamic power, static power from a transistor is consumed due to a small contin-
uous discharge mechanism, otherwise known as leakage. There are several modes of leakage, but
they can be broadly classiﬁed as sub-threshold, gate, and reverse-biased drain-and-source substrate
junction band-to-band-tunneling (BTBT) [1,93]. These leakage mechanisms have strong depen-17
dence with several second order device parameters (e.g., oxide thickness, doping concentration,
temperature), in addition to the supply and threshold voltage of these devices. Because of these
second order effects, it is more challenging to accurately estimate transistor level trends in static
power, and its overall contribution to the TDP.
However, the overall static power due to leakage has been steadily growing over the past sev-
eral technology generations [22,93]. Sub-threshold leakage, which has a exponential dependence
with the threshold voltage, increased rapidly with the scaling of threshold voltage, and typically
dominated the leakage currents [47]. More recently, threshold voltage has almost stopped scal-
ing to counter this sub-threshold leakage, but the scaling of other device parameters (e.g., oxide
thickness) caused a rise in gate leakage and BTBT. Subsequently, both these two leakage mech-
anisms now constitute a substantial fraction of the total leakage [1]. Despite this steady rise,
several techniques have shown tremendous potential in mitigating the leakage (e.g., high-κ metal
oxides, double gate devices). Within a technology generation, circuit designers choose the opti-
mum techniques for controlling the leakage energy, determined by the optimization of the overall
power-performance of the system [47].
Collectively, the trends in dynamic power and static power imply that the total power from
individual devices (referred as PDevice next) is likely to improve very slowly in the next several
technology generations.
2.2.1.3 SAF
The total power of a given micro-processor is simply an aggregation of the power consumed by
each device on the chip. As the physical characteristics, activity and various key parameters of
transistors vary widely across a given integrated circuit, the ﬁrst-order model adopts a uniform
transistor characteristics. Consequently, the model assumes that the power consumed by each in-18
dividual transistor is identical across the entire chip. Therefore, at the system level, total aggregate
powerconsumptionisobtainedbytheaggregationofindividualdevicepoweroverthetotalnumber
of activedevices. A more detailed discussion on the justiﬁcation and limitationsof this assumption
is presented later in Section 2.2.3.
Powerchip = PowerDevice · Number of Active Devices
= PowerDevice · (SAF · Total Device Count) (2.1)
The Total Device Count is exponentially increasing with each new technology generation, but
the Individual Device Power (when active) is not decreasing at the same rate. Meanwhile, the
total Powerchip remains relatively constant due to the limitations of cost-effective cooling and
packaging techniques [53]. Thus, the SAF must decrease. Qualitatively, this reduction of SAF in
successive technology generations designates the increasing power constraint at the early phase of
a microprocessor design.
In order to provide a system-level perspective for architects, the next section quantitatively an-
alyze these trends across different technology generations and shows the growing power constraint
illustrated through the continuous reduction of SAF.
2.2.2 SAF Trends: A Quantitative Analysis
Several technology assumptions are necessary for a quantitative analysis of the SAF trend. For
the sake of simplicity, let us consider the performance characteristics of two typical N-MOSFET
devices, one designed for high-performance (HP), and the other for low power (LP) [54]. HP de-
vices use a low threshold voltage and a nominal supply voltage, while the LP devices use a higher19
threshold voltage and a scaled supply voltage. Together they encompass the range of devices, with
diverse operating conditions, typically seen in high-performance microprocessors [54]. Further-
more, the estimation assumes that the entire chip is built with these devices, and that the chip size
remains constant, resulting in a doubling of the number of devices every generation [53]. Based
on the power consumption of a single device, determined using the MASTAR tool [57], the SAF
is computed at each technology generation as the fraction of the total devices that account for a
given TDP (which is assumed to remain constant across technology generations). The results,
normalized to the 90nm generation, are shown in Figures 2.1(a) and 2.1(b).
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(a) Dynamic power trend and SAF due to dynamic
power exclusively.
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due to static power exclusively.
Figure 2.1: SAF trends
The trend in dynamic power, and the resulting SAF when considering dynamic power alone,
is shown in Figure 2.1(a). The ﬁgure assumes a 17% improvement in switching frequency in
successive generations based on the ITRS guidelines for logic components [54]. HP POWER and
LP POWER show the power consumption of a single HP and a LP device, respectively, while
HP SAF and LP SAF show the SAF for HP and LP devices, respectively. The improvement in
dynamic power efﬁciency is less than the improvementin device integration capacity, in both types
of devices. Consequently, Figure 2.1(a) shows a fall in the SAF in each successive generation. The20
decline in the SAF is more pronounced in the HP devices than LP due to relatively smaller gains
in the device level power consumption and energy efﬁciency. In summary, it is expected that the
dynamic power, even when considered in isolation, will continue to limit ways to use aggregate
resources due to the gradual reduction in the SAF.
Static power due to leakage is an additive power component. Figure 2.1(b) shows the trend in
static power per device, along with the SAF when considering only static power. For high per-
formance devices, a dramatic reduction in SAF is observed as, unlike dynamic power, the static
power of individual devices is rising in successive technology generations, till the 32nm technol-
ogy node. At the 32nm technology, the adoption of FINFET devices is expected to substantially
reduce thesub-thresholdleakage, leadingto an estimatedimprovementin staticpowercomparedto
previous technology generations [7]. Technology experts expect that leakage-induced static power
will be mitigated by employing various circuit and process manufacturing techniques such as high
κ-dielectric [54], FINFET devices [7], and so forth. However, it is still likely to pose additional
constraints on aggregate resource usage.
While the analysis above provides a relative trend, the actual SAF of a real implementation
depends on various other factors not considered in this analysis. These factors include several
device-level parameters, circuit design techniques, purpose of the transistors (logic vs. memory),
percentage of transistors on latency-critical paths, the temperature and activity distribution, among
others. Regardless, in the absence of a dramatic alteration of device properties, this downward
trend of the SAF will persist and thus processor designers will be forced to develop innovative
techniques to reduce the SAF.21
2.2.3 Limitations
The primary purpose of the SAF model is to provide a ﬁrst order impact of power constraint in
microprocessor designs across multiple technology generations. To this effect, the model assumes
a uniform power consumption of transistor devices across the entire chip. In reality, on-chip tran-
sistors in a typical implementation operate at a wide range of power levels. Moreover, the power
consumed in driving the wires was not considered explicitly. A more complicated model that as-
sumescertain distributionofpowerconsumptionamongon-chip devicesmay givea betterabsolute
measure of SAF. However, the applicability of such a complex model becomes limited as a dif-
ferent microprocessor implementation may substantially alter the underlying assumption about the
distribution of power consumption among on-chip devices.
Instead, the simpliﬁed model proposed in this work attempts to develop the intuition behind
the impact of power constraint in future microprocessor designs. The quantitative trend illustrated
in the previous section shows the necessary levels of SAF reduction required through architectural
means, after accounting for the energy efﬁciency obtained from the technology scaling exclusively.
2.3 Targeting SAF for Power Reduction
Based on Equation 2.1, this dissertation broadly classiﬁes power reduction techniques into two
classes that target the individual device power or the SAF, respectively, and discuss each in turn.
2.3.1 Targeting Per-Device Power is Insufﬁcient
Voltage Scaling The most effective technique for chip power reduction in past technology gen-
erations has been voltage and frequency scaling (VFS). Within a technology generation, voltage
scaling, in combinationwith the necessary frequency scaling, yields a cubic reduction in individual22
device power [118]. However, supply voltage reduction is reaching a plateau in current process
technology and is unlikelyto continuein future technology generations. For example, voltagescal-
ing exponentially increases the fault rate due to particle strikes [122], which is already a serious
reliability concern. In addition, with the limited ﬂexibility in lowering the threshold voltage due
to leakage concerns, maintaining a signiﬁcant voltage over-drive is becoming mandatory for tol-
erating increasing process variation in scaled devices [18]. Therefore, this dissertation makes the
fundamental assumption that voltage scaling will soon become infeasible—a conclusion shared by
others as well [16,29,35].
Frequency Scaling Frequency scaling still remains a practical means for reducing dynamic
power by simply reducing the clock rates of processing cores and caches1. The expectation is
that frequency scaling can reduce power without incurring a signiﬁcant performance impact, since
several circuit components expend energy even when they are not doing useful work (for example,
while waiting on a load). However, frequency scaling, in the absence of voltage scaling, is unable
to fulﬁll this expectation for several reasons. First, widely employed techniques like aggressive
clock gating already target the same power saving opportunities as frequency scaling, and save a
signiﬁcant amount of the overall power (up to 40% by one estimate [58]). Second, since frequency
scaling by itself has no effect on static power, the impact on total power saving is further reduced.
Thus, the relative power reduction lags the relative frequency scaling. Both compute bound and
memory bound workloads are negatively impacted by frequency scaling due to this lag in power
savings.
Compute bound workloads spend a major fraction of their execution cycles in generating new
values and satisfying their inherent data dependencies, with limited stalls from their memory ref-
1Frequency scaling does not restrict the active computation area, but affects allowable SAF by reducing individual
device power.23
erences. Core pipeline logic such as functional units and register ﬁles remain busy and heavily
utilized, and a high throughput from these micro-architecture components directly translates into
a higher overall performance in these applications. Frequency scaling decreases the throughput of
the core pipeline logic, thereby decreasing the pipeline performance. Therefore, the performance
of compute bound workloads can degrade linearly with frequency scaling, defeating the purpose
of improving energy efﬁciency metrics (e.g., energy-delay product).
Unlikecomputeboundworkloads, theperformanceloss ofmemory-boundapplicationsismore
resilient to frequency scaling [68]. These workloads spend a majority of their execution on wait-
ing for memory references [3], resulting in a low IPC (instruction per cycle), and observe lower
activity in their core pipeline logic. Consequently, decreasing the pipeline throughput does not
degrade the runtime linearly, potentially yielding a beneﬁt in energy efﬁciency. However, because
of lower utilization of core pipeline logic from their low IPC, substantial dynamic power from the
core logic can be saved by aggressive clock-gating [58]. Savings in the dynamic power from the
total power budget, increases the relative contribution from the static power component, which re-
mains unaffected by frequency scaling. Thus, the effectiveness of frequency scaling in saving total
chip power is dampened, leading to a reduction in energy-efﬁciency beneﬁts in memory bound
workloads as well. Collectively, this dissertation ﬁnds that frequency scaling alone is detrimental
to power-performance characteristics of several workloads (details in Chapter 6).
In a multicore processor, frequency scaling can further be applied on a per-core basis. How-
ever, per-core frequency scaling has two additional pitfalls. First, it can lead to unpredictable
performance characteristics because of the resulting asymmetric execution substrate [10]. Sec-
ond, in multithreaded workloads, which often require thread synchronization, threads executing
on a slow core can negatively impact the performance of all threads (e.g., by increasing the lock
wait time), causing loss of overall performance and energy [87]. To avoid these problems in com-24
plex multithreaded applications, this dissertation focuses on frequency scaling the entire multicore
(Chapter 6).
2.3.2 Existing SAF Reduction Techniques
Given these practical challenges of reducing the individual device power without dramatic perfor-
mance degradation, SAF reduction is likely to be increasingly important as a key power reduction
technique in future technology generations. While it will be important to develop new forms of
SAF reduction, it is instructive to brieﬂy review the current techniques for SAF reduction.
Fine-grained Techniques The best example of ﬁne-grain SAF reduction is clock gating within
a processor core. Clock gating temporarily suspends the switching activity for transistors which
are not involved in computation on a given cycle. Similar techniques can be applied to reduce
leakagepoweras well(e.g., dynamicsleeptransistors[110]). Suchtechniquesareveryeffectivefor
reducing SAF, but they have practical limits. In particular, the cost of additional hardware required
to manage aggressive clock gating can often outweigh the beneﬁts [58], encouraging designers to
strive for additional SAF-reduction techniques, especially coarse-grain techniques that operate at
higher levels of the design.
Coarse-grained Techniques Because of lower overheads, further SAF reduction is more effec-
tivewhen applied at a coarser granularity. Devotinga substantial fraction of the chip area to caches
instead of cores is one method to achieve this objective since, by design, the second or third level
(L2 or L3) caches have low activity (only a small fraction of cache lines are accessed in any given
cycle). Additional SAF reduction can be achieved by putting large sections of the caches into a
sleep state, reducing both leakage and dynamic power [94]. However, provisioningmore resources25
for caches yields diminishing returns in performance, even for workloads with large memory foot-
prints, as demonstrated by recent studies [13,59,96].
2.4 ApplicationofSAF:SpeedupfromPowerConstrainedMul-
ticores
The previous sections have discussed the SAF and its trend based on the prevailing technology
characteristics in details. The next two sections will demonstrates two concrete examples to
demonstrate the application of SAF in reasoning about power limited multicore designs in their
early design phase.
In their recent work on multicore chips, Hill and Marty [46] presented an analytic model to
estimate the performance of various workloads on three different categories of multicore designs.
Theircost modelassumes that on-chip computeresources are limited(e.g., by area, power, or some
combination thereof). However, with the increasing dominance of power considerations dictating
the microprocessor design, whereas the available resources continue to grow exponentially, the
area and power constraint must be decoupled. Decoupling these two constraints allows to model
the active compute resources separately from the available resources, and offers a more ﬂexible
framework for modelingpowerand area constraint. Using SAF as a proxy for thepowerconstraint,
this section will discuss how to incorporate SAF in the analysis to achieve this decoupling, and its
subsequent impact in the results and major conclusions.26
2.4.1 Background
2.4.1.1 Cost Model
A brief discussionon the multicorecost model adopted by Hill and Marty is presented ﬁrst. A mul-
ticore chip is divided into two components: processor core components that integrates n base core
equivalents (n BCEs) and non-core components that include shared caches, interconnect, memory
controllers and other essential microprocessor structures. Total area devoted to both these com-
ponents are constant throughout the analysis. The processor core component can be conﬁgured
in different ways, which will be determined by the speciﬁc multicore conﬁguration this analysis
inspects. In contrast, the non-core components remain identical across all the multicore conﬁgu-
rations. While the conﬁguration of the non-core components can clearly impact the performance,
this section focuses on processor core area to understand the broader qualitative trend.
2.4.1.2 Performance Model
The performance and workload model for this analysis is driven by Amdahl’s law [6]. Under
Amdahl’s law, the workload is modeled as two distinct phases: a sequential and an inﬁnitely par-
allel phase. The performance obtained from the sequential phase is limited by the performance
extracted from a single processor, while the parallel phase is only limited by the number of pro-
cessing cores used to execute it. For a program that spends f fraction of its time in the parallel
phase, on a multicore consisting of n processing cores, the speedup from this law is given by:
Multicorespeedup =
1
1 − f +
f
n27
2.4.2 Hill-Marty Model Extension: Incorporating Power Constraint
The cost model described above does not separate the active compute resources from the available
compute resources that are limited by the area constraint exclusively. Incorporating the power con-
sumption within this framework, which is perhaps the more signiﬁcant cost in modern multicore
designs, is possible but requires it to closely tie into the area cost. In other words, a designer can
limitthe are devoted to thecomputationresources solely for a particular target powerconsumption.
However, modern multicorechips already contain signiﬁcantly more area than that can be powered
up simultaneously, resulting in an SAF < 1. For example, 21% of the total area, implenting the
processor cores in Intel Itanium 4, accounts for 59% of the overall power budget [101]. Therefore,
for a more realistic modeling of power constraint in this analysis, one must decouple the area and
power constraint.
As explained in Section 2.1.3, although the area and power constraints must be satisﬁed simul-
taneously for a viable implementation, particular mechanisms to satisfy each of them are funda-
mentally different. The area constraint is statically satisﬁed by the number of devices present on
a chip, dictating the number of processor cores realized from them. In contrast, the power con-
straint of a given implementation can be dynamically satisﬁed, dictating which particular cores
consume power. Decoupling these two constraints in such a manner allows to better model the
current multicore systems that are primarily power limited with abundant area.
Thus, this analysis will include the SAF of this processor core area to represent the power
constraint, in addition to the processor core area itself that satisﬁes the available area constraint.
Following this basic modiﬁcation, the analysis investigates the performance impact of different
multicore chips with the variation of the SAF. For example, although the core area will contain
n BCEs, depending upon the SAF, the number of BCEs that can be simultaneously employed for
active computation will vary. An SAF of 1/2 in a multicore will imply that only n/2 BCEs can be28
employed to execute code at any given time. This section will use α to denote the SAF of the core
area, where 0 < α ≤ 1.
2.4.3 Symmetric Multicore
A symmetric multicore consists of structurally identical processing cores. Thus, such a multi-
core with n BCE area, can be built with n cores (each with unit area), or n/r cores where each
core contains r BCE area. The sequential performance of a core built with an area equivalent
of r BCE is given by an arbitrary function perf(r), although perf(r) is strictly less than r [46].
Without considering the SAF, the performance of a symmetric multicore is driven by: the sequen-
tial performance of a single core (i.e., perf(r)), and the parallel performance of n/r cores (i.e.,
perf(r).n/r). This speedup is then given by the following equation:
Symmetricspeedup =
1
1−f
perf(r) +
f·r
perf(r)·n
Now the power constraint restricts the aggregate active area to α.n BCE area. Therefore,
regardless of the amount of existing parallelism in the parallel phase of the code, one can employ
α.n/r cores at most. The choice of r is now restricted in the sense that it cannot exceed α.n. The
speedup of the symmetric multicore considering its SAF is then given by:
SymmetricSAFspeedup =
1
1−f
perf(r) +
f·r
perf(r)·n·α
2.4.4 Dynamic Multicore
A dynamic multicore is built with structurally similar processing core components, much in the
same spirit of a symmetric multicore. However, unlike a true symmetric multicore, a dynamic29
multicore can logically combine individual processing cores to boost the sequential performance.
Thus, in thelimit, duringthe sequentialphaseof an execution, itcan fuseall theprocessing cores to
boosttheperformance. Alternatelyduringtheparallel phase, it can employallthecores in isolation
to exploit maximum parallelism. Without considering the SAF, the speedup in this system will be:
DynamicSpeedup =
1
1−f
perf(n) +
f
n
Similar to the case of symmetric multicore, incorporating SAF in this performance estimation
boils down to realizing that only α.n BCE area equivalent can be in active state simultaneously.
Therefore, both the sequential and parallel speedup boost in a dynamic multicore will be limited
by the SAF factor α.
DynamicSAFspeedup =
1
1−f
perf(α·n) +
f
α·n
The basic assumption used here, which is derived from the original analysis by Hill and
Marty [46], is that the performance of a dynamic multicore can continue to increase with addi-
tional processor cores, regardless of the implementation complexity for supporting such dynamic
reconﬁguration.
2.4.5 Asymmetric Multicore
The program analyzed here consists of two distinct phases: sequential and parallel. Therefore,
although an asymmetric multicore allows many forms of structural asymmetry to co-exist, for the
purpose of this analysis, the most optimal asymmetric conﬁguration consists of one large core,
comprising multiple BCE areas, for executing the sequential phase of the program, and the rest
with unit BCE cores for executing the parallel phase. Thus, during the sequential phase, the large30
core built with r BCE area is employed, while the parallel phase employs n − r single BCE cores
and the large core. Performance estimation without considering SAF will be:
Asymmetricspeedup =
1
1−f
perf(r) +
f
perf(r)+n−r
Note that the above model presented by Hill and Marty [46] implicitly ignores any synchro-
nization and wait time during execution of the parallel phase. Subsequent extension of this model
in this analysis also conforms to this basic assumption.
While incorporating SAF in both symmetric and dynamic multicore performance estimation
was simple, and qualitatively maintained the essence of the original model, asymmetric multicore
is substantially different. The key contributing factor behind this fundamental difference is the
ability to more effectively exploit the core area through the asymmetric design paradigm, and
the ability to meet the power constraint by utilizing different fraction of the chip area. As the
limitation of SAF restricts active computation to a fraction of the entire available area, in the limit,
an asymmetric design can employ custom area component (e.g., a large core for sequential phase)
to boost one phase without compromising the other phase. The computation then simply moves
around on its designated best ﬁt, without requiring the dynamic re-conﬁguration as in dynamic
multicore.
An expression is now developed for the general case of asymmetric multicore scenario. The
sequential phase of the program is assigned to the large core with r BCE area. However, during the
execution of the parallel phase, one may choose to exploit different sections of the chip, depending
on the respective speedups offered. The collective area of those sections may exceed the power
constraint when active simultaneously, but meeting the power constraint by selectively employing
each fraction allows to exploit an over-provisioned area (see Section 2.1.3).
Different scenarios arise based on the sections of the area employed during the parallel phase31
of the execution. First, if the area available after provisioning the large core, which is built with
r single BCE cores, is as at least much as allowed by power constraint, then this section of the
area can be used exclusively during the parallel phase. The performance in this case would be
equivalent to the dynamic multicore, as both the execution phases are assigned to the best possible
core area. Collectively, a total of r+α·n area will be used, but the dynamic distributionof activity
allows to satisfy the power constraint by restricting simultaneous activity to only α · n.
Otherwise, one can either use the large core during the parallel phase, or only use the single
BCE cores. The speedup is estimated based on the maximum possible speedup attained among
these two choices. Thus, the performance estimation of an asymmetric multicore will be 2:
AsymmetricSAFspeedup =

   
   
1
1−f
perf(r)+
f
α·n
: r + α · n ≤ n
1
1−f
perf(r)+min(
f
perf(r)+n·α−r,
f
n−r) : r + α · n > n
2.4.6 Results
This section now presents quantitative results based on the analytic models developed in the pre-
vious section. For each multicore conﬁguration of a given size (i.e., n), there are three different
parameters to vary:
• f: degree of parallelism,
• r: the number of single BCE area occupied by each core in symmetric multicore, and the
size of the large core in asymmetric multicore,
• α: the Simultaneously Active Fraction or SAF.
For a given f and α, the performance of a particular type of multicore will vary depending on
r, but will likely become optimal at a particular r (occasionally multiple values of r may also yield
2Note that the minimum positive value in the denominator gives the maximum overall value.32
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Figure 2.2: Speedup from the Symmetric and the Dynamic Multicore
the maximal performance). However, recall that the main objective of these analytic models is to
estimate the maximum performance potential of a given multicore conﬁguration. Consequently,
for the beneﬁt of readability, the ﬁgures will only demonstrate the maximum performance for each
multicore as the experiment varies f and α, without speciﬁcally indicating the value of r that
achieves this performance.
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Figure 2.3: Speedup from the Asymmetric Multicore and comparison with the Dynamic Multicore33
Figures 2.2(a), 2.2(b), and 2.3(a) show the performance potentials of symmetric, dynamic,
and asymmetric multicore conﬁgurations, respectively. For ease of comprehension, the relative
speedup between asymmetric and dynamic multicore is shown in the Figure 2.3(b), where it plots
the speedup of asymmetric multicore normalized to the speedup of dynamic multicore. Without
any loss of generality, the ﬁgures show results for n = 256, and assume perf(r) =
√
r for the
purpose of comparison with the prior work. In all of these ﬁgures, results at SAF = 1 repre-
sent speedups obtained without considering SAF, and reﬂect the observation made in [46] (i.e.,
DynamicSpeedup > AsymmetricSpeedup > SymmetricSpeedup).
However, with the reduction of SAF, the ﬁgures demonstrate several interesting trends in
speedup. First, across all conﬁgurations, the reduction of SAF directly translates into the reduction
in speedup obtained. This is an expected result since the fall of SAF logically implies a decrease in
resource availability at any given time. Second, the analysis ﬁnds that among the three multicore
conﬁgurations, the speedup reduction is lowest in the asymmetric conﬁgurations. Figure 2.3(b)
shows this trend explicitly, where it presents the speedup of asymmetric multicore normalized to
the dynamic multicore. At SAF = 1, the asymmetric multicore is substantially worse, yielding 8–
36% lower speedup than the dynamic multicore (speedup loss being minimal where the sequential
phase is comparatively smallest). However, with the reduction of SAF, the difference in speedup
between these two conﬁgurations decreases, and at exactly SAF = 1/2, speedups from these
multicores become identical. This result can be explained by the fact that when SAF is 1/2, the
asymmetric multicore can provision half of its core area for executing the sequential phase, and
the rest for parallel phase. Since only half of the core area is active at any time, this provision-
ing does not compromise either of the phases, and therefore yield best possible performance with
the allowable active area. Logically, this is exactly what happens in the dynamic multicore via
re-conﬁguration34
With the reduction of SAF, another interesting trend observed within each of these conﬁgu-
rations, is the decreasing gap in speedup between different degrees of available parallelism (or
f). In fact, at SAF = 0.1, the speedups becomes signiﬁcantly closer, regardless of the value of
f—a signiﬁcant change from the other extreme. For example, in asymmetric multicore, the max-
imum speedup (i.e., with f = 0.999) obtained at SAF = 1 is 5.34 times compared to that of the
minimum (i.e., with f = 0.8). However, at SAF = 0.1, the same speedup ratio drops down to
only 1.79. This result indicates that at lower values of SAF, the power constraint becomes more
dominating than the degree of available parallelism: traditionally considered as the most important
performance bottleneck.
Limitation Although an asymmetric multicore was able to cope with the increasing power con-
straint, muchofitsbeneﬁt camefromexploitinganover-provisionedsystem(discussednext). Both
symmetric and dynamic multicore had no such means to apply in this analytic model, and there-
fore with the reduction of SAF, employed a smaller core area over a larger time frame compared
to the asymmetric multicore. One can argue that the additional area exploited in the asymmetric
multicore could be added to the non-core area in dynamic and symmetric multicore. This addi-
tional non-core area may then lead to performance enhancement in those conﬁgurations, but such
enhancement is impossible to estimate within this analytic framework–a fundamental limitation of
this model. However, the addition of non-core area does not always lead to performance boost,
and it is unlikely to alter the results in a way to impact the major conclusions.
For example, increasing the non-core resources to provision more chip area for caches yields
diminishing returns in performance, even for workloads with large memory footprints. Despite the
application trend in increasing memory footprints, many workloads do not show a proportionate
increase in their working set behavior [45], leading to marginal improvements in miss rates with
the increase of cache sizes after a certain point [13,59,96]. In addition, arbitrarily increasing cache35
sizes leads to the degradation of hit latency, as well as the energy expended on every hit, causing a
overall degradation in memory latency as the savings in the aggregate miss latency is offset by the
increase in hit latency [41].
2.4.7 Over-provisioning
One of the major conclusions from the above study is the effectiveness of an asymmetric multicore
in a power constrained design. Fundamentally, as the SAF is reduced, the asymmetric design starts
to over-provision where it integrates more processing cores than that can be powered up simulta-
neously. Subsequently, this over-provisioning provides a choice in processing cores for assigning
computation in different phases. With the reduction of SAF, the degree of over-provisioning in-
creases, affording more choices that ﬁnally reach a point where both the computation phases can
be assigned to a certain portion of the core area exclusively.
Figure 2.4 shows the direct impact of over-provisioning core resources in an asymmetric mul-
ticore. Unlike the results shown in the previous section, the allowable area for active cores is ﬁxed
to 256 BCEs in this graph. Instead, the ﬁgure shows the performance impact of increasing the
total available core area. The degree of over-provisioning in the ﬁgure indicates this ratio of avail-
able core area to the active core area. The ﬁgure shows the speedups normalized to the speedup
when the degree of over-provisioning equals one. Provisioning more core resources in an asym-
metric multicore results in a dramatic improvement in performance, especially when the workload
consists of a substantial sequential phase. For f = 0.9, the asymmetric multicore shows a 56%
increase in performance when the available area is twice that of the active area, which allows the
best assignment of the two computation phases.
Evidently,an over-provisionedmulticoreprovidesa straight-forwardway toboost performance
in an asymmetric design paradigm. However, whether it can provide any advantage for multi-36
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Figure 2.4: Impact of over-provisioning in asymmetric multicore speedup. Degree of over-
provisioning indicates the ratio of available compute resources to the allowable active resources.
The speedups are normalized to the speedup obtained when the degree of over-provisioningequals
one.
threaded workloads in a power constrained symmetric or homogeneous design is an open research
problem, and the main topic of this dissertation. The next section presents the conceptual idea of
how over-provisioning can help in multithreaded workload via using an analytic model, while a
more detailed analysis using execution driven simulation is presented throughout the rest of this
dissertation.37
2.5 ApplicationofSAF:DesigningMulticoresforMultithreaded
Applications
2.5.1 Background
While a large fraction of the computer industry is struggling to ﬁnd ways to scale their applications
to a multicore platform, one class of applications are already able to exploit current multicore
systems: multithreaded programs. Multithreaded programs use a threading abstraction to express
parallelism, which is then implemented using standard thread models such as POSIX threads or
pthreads [21]. This section demonstrates another application of SAF and over-provisioning, but in
the context of designing multicores for multithreaded applications.
This dissertation focuses on one important class of multithreaded applications: server class
applications. Server class applications are widely deployed, and present a variety of system design
challenges ranging from improving performance, energy efﬁciency and so forth. This section will
illustrate how an SAF perspective can aid in early phase of designing such a system, particularly
tailored to handle these applications.
2.5.2 Speedups from Multithreaded Server Applications: Analytic Model
Server class applications spend a signiﬁcant portion of their execution time in the OS mode, es-
sentially performing tasks in the kernel on behalf of the user [8, 36, 67,71]. Mixing these two
computation modes involving user and OS code often leads to conﬂicting demands on various
micro-architecture components that exploit properties of instruction stream (e.g., branch predic-
tors and caches), degrading the performance of these applications [36,67].
For the purpose of this analysis, the multicore system is assumed to consist of two broad class38
of processing cores that offers different speedups for the two computation modes. Although they
offer different performance characteristics, these two class or processing cores can be structurally
identical. The asymmetric speedup is achieved via the dynamic specialization of the on-chip cores,
much in the spirit of the dynamic multicore in the previous section. This dissertation will illustrate
how such specialization can be achieved later in Chapters 3 and 4. Effectively, this multicore
design is logically equivalent to a system with two different types of hardware accelerators, each
excelling in one of the two computation phases.
The workload is characterized by two distinct phases as mentioned above, but the portion of
total execution time spent in a given phase can vary. In this section, the fraction of execution time
in the user mode is denoted by β. To simplify this analysis, a given thread is assumed to be in one
phase, independent of the phases of the other threads in the system. Thus, at any given time, the
probability of a thread to be in the user mode is β, while that of in the OS mode is 1 − β.
The effective speedup achieved during any given period of time depends on the actual conﬁg-
uration of the multicore that speciﬁes the distribution of user cores and OS cores, and the phase
distribution of the threads in that time period (i.e., the number of threads in OS and user com-
putations, respectively). Assuming a relative speedup of η when a given phase is assigned to an
appropriate core (e.g., user phase on user core), the expected overall speedup from a particular
multicore conﬁguration can be calculated by a weighted sum of the speedup from every possi-
ble distribution of phases, where the weight indicates the probability of the corresponding phase
distribution.
Consider a N core system, where k cores are conﬁgured to accelerate user phases and the rest
N − k cores to accelerate the OS phases. The number of cores engaged in active computation is
dictated by the chip TDP. In a conventional multicore, different threads from a multithreaded ap-
plication are scheduled on all of these cores. As explained above, every possible phase distribution39
has an associated probability, and an expected speedup from this multicore conﬁguration. For ex-
ample, a distributionwith 2 user phases and N−2 OS phases has the probability of β2·(1−β)N−2,
with N!/(2!·N−2!) ways such a distributioncan be realized among N threads. The corresponding
expected speedup will be η · 2 + (k − 2) + η · (N − k) (2 user cores speeds up the 2 user phases,
the N − k cores can speedup only that many OS phases, and the rest of the k − 2 phases achieves
no relative speedup). The overall speedup in this model is given by the following equations:
Speedup =
 N
i=0pi · si
N
pi = β
i · (1 − β)
N−i · (N!/i! · N − i!)
si = η · min(i,k) + η · min(N − i,N − k) + max(i − k,k − i)
where pi denotes the probability of a phase where i threads are in user mode, and si denotes the
expected speedup for that phase. The additional speedup in the two phases is limited by either the
number of corresponding cores or phases. For example, when the number of user phases i exceeds
the number of user cores k, only k such user phases can achieve speedup from the user cores.
Likewise, the minimum of the OS phase and cores determine the speedup from the OS phases.
Rest of the phases, given by max(i−k,k −i), must then be assigned to cores that are not the best
possible ﬁt, achieving no relative speedup.
2.5.3 Impact of Over-provisioning
Now consider the impact of over-provisioning in this analytic model for estimating the speedup
in multithreaded server applications. The application still has N threads to schedule. Under over-
provisioning, the chip can contain more than N cores, but have at most N active cores at any40
given time as dictated by the chip TDP. This conﬁguration still satisﬁes the SAF constraint of the
conventional multicore, but the over-provisioning is done at a core granularity instead of devices,
as explained previously in Section 2.1.3.
When there are more than N cores, more phases can be assigned to their appropriate cores
that achieve the best speedup. In the limit, one may have as many as 2N cores in an over-
provisioned multicore, with N user cores and N OS cores. This multicore always achieve the
best possible speedup as all the threads get their best core assignments, regardless of the phase
distribution among user and OS computation. The degree of over-provisioning in this case, given
by Coresavailable ÷ Coresactive, is 2. The degree of over-provisioning can vary with an impact on
total speedup achieved, and the next section demonstrates this impact.
2.5.4 Results
There are four key parameters to consider for estimating the speedup in multithreaded server ap-
plications using the analytic model described above.
• k: the number of user cores in the system
• β: fraction of the execution time spent in user mode
• η: Speedups achieved when appropriate core assignment is made (e.g., user computation on
user core)
• λ: degree of over-provisioning
Without any loss of generality, Figures 2.5(a) and 2.5(b) show the results where the TDP of
the target multicores allows a maximum of eight simultaneously active processing cores. Based on
the degree of over-provisioning, the number of available cores in a multicore is λ · 8. The system41
is conﬁgured to schedule eight application threads to execute on the on-chip cores. Figure 2.5(a)
showstheresultfor an applicationthatspends equal amountsoftimein boththeuserand OS, while
Figure 2.5(b) shows a bias in the execution time spent between user and OS. In particular, Figure
2.5(b) shows an application which spends 70% of its time in the user computation. The result
for an opposite bias (i.e., 70% time in OS) will be identical to Figure 2.5(b) due to the equivalent
speedups in OS and user computation assumed in this analysis.
Both these ﬁgures show 5 different multicore conﬁgurations. Two conﬁgurations use no over-
provisioning (λ = 1). Each of these two conﬁgurations represents the best performing multicore
amongall possibleconﬁgurationsin thatclass (i.e., λ = 1), foroneofthetwodifferent applications
shown in the two ﬁgures. For example, the multicore with 4 user cores, and 4 OS cores, performs
best in the application that spends equal time in user and OS, while the multicore with 6 user cores
and 2 OS cores performs best in the application with 70% time spent in the user computation. Sim-
ilarly, two over-provisioned multicores are shown with λ = 1.5. Among these over-provisioned
multicores, the one with 6 user cores and 6 OS cores performs best in the application with equal
OS and user computation, while the multicore with 7 user cores and 5 OS cores performs best in
the other. Finally, to show the speedup limit achievable in this model, a multicore is shown with
λ = 2, with 8 user and OS cores, respectively.
Both these ﬁgures demonstrate that using appropriate core resources in the appropriate phases
ofcomputationincreasestherelativespeedupseenintheseworkloads. Evenwithoutover-provisioning,
the best possible speedup achieved in these two applications, albeit with different multicores, are
signiﬁcant. For example, Figure 2.5(a) shows that multicore with 4 user cores achieve a maximum
speedup of 8.77, when η = 10.
Over-provisioning 50% more cores (i.e., λ = 1.5) further increases the speedup achieved in
both these applications, approaching the best possible speedup in all cases. Figure 2.5(b) shows42
Relative Speedup from Specialized Core
1 2 3 4 5 6 7 8 9 10
O
v
e
r
a
l
l
 
R
e
l
a
t
i
v
e
 
S
p
e
e
d
u
p
0
2
4
6
8
10
λ=2.0 (User Cores=8,OS Cores=8)
λ=1.5 (User Cores=7,OS Cores=5)
λ=1.5 (User Cores=6,OS Cores=6)
λ=1.0 (User Cores=6,OS Cores=2)
λ=1.0 (User Cores=4,OS Cores=4)
(a) Server application with uniform phase distribution
(50% user, 50% OS)
Relative Speedup from Specialized Core
1 2 3 4 5 6 7 8 9 10
O
v
e
r
a
l
l
 
R
e
l
a
t
i
v
e
 
S
p
e
e
d
u
p
0
2
4
6
8
10
λ=2.0 (User Cores=8,OS Cores=8)
λ=1.5 (User Cores=7,OS Cores=5)
λ=1.5 (User Cores=6,OS Cores=6)
λ=1.0 (User Cores=6,OS Cores=2)
λ=1.0 (User Cores=4,OS Cores=4)
(b) Server application with biased phase distribution (70%
user, 30% OS)
Figure 2.5: Impact of Over-provisioning on Speedups from Multithreaded Applications
that the multicore with 7 user cores achieve a speedup of 9.92, while the other one with 6 cores
also achieving comparable speedup of 9.64.
In fact, these comparable speedups achieved by both the over-provisioned multicores, even
when one of them is not the best for that particular application, is the most interesting aspect of
this analysis. Over-provisioning allows these multicore conﬁgurations to dynamically adapt to the
difference in application characteristics, yielding a performance comparable to the best possible
conﬁguration. For example, without over-provisioning, the multicore that showed best perfor-
mance for the biased application only obtains a speedup of 7.66 in the other application. In com-
parison, the corresponding over-provisioned multicore with λ = 1.5 achieves an overall speedup
of 9.79–an improvement of 27.8%
Figure 2.6 demonstrates this aspect of over-provisioned systems explicitly by showing the per-
formancefor ﬁvemulticoreconﬁgurationswhere thefraction ofusercomputation(β) variesfrom 0
to1. Theresultsareshownassumingη = 5only. Amongthemulticoreswithoutover-provisioning,
the worst performance is seen when the application spends its entire time in the OS. The multi-
core with 6 user cores and 2 OS cores achieves a relative speedup of 2. The corresponding worst43
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Figure 2.6: Speedups in server applications with varying user computations. The fraction of time
spent in the user computation (β) is varied from 0 to 1.0. The speedups are shown for η = 5.
case for the over-provisioned multicores also happens in the same application, but relatively the
over-provisioned multicore performs 75% better than the multicore without over-provisioning.
In summary, two different aspects of multicoredesignsled to the speedups seen for these server
applications. First, the presence of core resources that can excel in one of the two major compu-
tation modes yields substantial speedup. Second, over-provisioning core resources yields even
better speedup, compared to a multicore without any over-provisioned core resources–the typical
case in current generation multicores. However, the most important insight gained through this
analysis is an important feature of an over-provisioned system, where it could dynamically adapt
to the change of application characteristics. Next several chapters in this dissertation will present
a more in-depth characterization of the server workloads, demonstrate techniques to achieve dy-44
namic specialization from structurally identical processing cores, and present a rigorous analysis
of the impact of over-provisioning.
2.6 Summary
Simultaneously Active Fraction presents an abstract model of the power constraint in a micropro-
cessor chip, and is deﬁned by the fraction of the chip area that will account for the entire power
budget when simultaneously active. Because this metric is expressed as a fractional area or chip
resource, it can be very useful in the early phase of a power constrained microprocessor design.
This chapter developed a model for calculating the SAF in multicore chips by combining tran-
sistor level characteristics with the trends in system level device integration and power budget.
Using published literature from the technology roadmap (ITRS documents) and tool set, the chap-
ter demonstrated that the SAF of microprocessor chips is steadily decreasing over the next several
technology generations.
The chapter then discussed the importance of SAF reduction as a means for controlling power
consumption in future chip designs. Fundamentally, with the diminishing returns from transistor
level power savings, the importance of SAF reduction is growing, and fast becoming the most
dominant technique for reducing power consumption. For the ease of comprehension and develop-
ing new techniques, the chapter broadly classiﬁed the existing techniques for SAF reduction, and
discussed their advantages and shortcomings.
Finally, the chapter illustrated two concrete examples of reasoning based on SAF to demon-
strate its effectiveness in modeling power constraint at an early phase of multicore design. Based
on a prior work on an analytic model for multicore speedup from Amdahl’s law, it showed a
technique to incorporate SAF in the model and extend it for current multicore systems that are pri-
marily power limited. Similar to the original model, the chapter evaluated three different multicore45
conﬁgurations: symmetric, asymmetric and dynamic. Interestingly, it found that different multi-
core conﬁgurations react differently when power becomes a constrained resource, even altering the
qualitative difference between various conﬁgurations reported earlier. Comparatively, asymmetric
multicore copes much better with the power constraint, and after a certain point, it performs as
good as the dynamic multicore. The chapter then argued that over-provisioning is the fundamental
underpinning of its relative performance enhancement.
Subsequently,anotherexampleispresentedthatinvestigatethecombinedeffectofover-provisioning
and usingspecializedcores inmultithreadedserverapplicationsthatshowtwodistinctcomputation
phases: OS and user. In this context, over-provisioning shows much better potential in adapting to
the changing application characteristics, compared to a multicore without any over-provisioning.46
Chapter3
An Over-provisioned Multicore System
The pursuit of energy efﬁciency and higher performance in successive microprocessor designs
have compelled the designers to effectively provision more functional components than those that
are strictly necessary for correct execution. By deﬁnition, this strategy leads to a reduced resource
utilization, with the extent of over-provisioning being inversely proportional to the utilization.
Nonetheless, there are several examples ofover-provisioningin themicro-architecture components
of current implementations (e.g., the physical register ﬁle and instruction window entries).
A class of circuit components that epitomize such a design style, and is growing in promi-
nence in recent times, is hardware accelerators. These special purpose circuit components are
typically designed for a speciﬁc computation [5,28,39]. Such custom design components often
deliver orders of magnitude improvement in power-performance for the speciﬁc computation they
were intended [56]. The ITRS roadmap predicts a rapid proliferation of such accelerators [55],
increasing the extent of over-provisioning in the multicore designs, since a speciﬁc computation
utilizes only one of them.
But, unlike these examples of individual circuit components, this dissertation considers over-
provisioning at an entirely different level of abstraction: a processor core. Fundamentally, over-47
provisioning at the core granularity (and hence the term Over-provisioned Multicore System)
makes this a unique system, and simultaneously leads to several challenges and opportunities.
An Over-provisioned Multicore System (OPMS) is a class of multicores that by design pro-
visions more processing core resources than that can be kept active for its target Thermal Design
Power (TDP). The key distinction between a conventional multicore and an OPMS stems from the
intrinsic goals in their system designs, respectively. Canonical multicore considers a processing
core as one of the most critical components of the system, and hence targets full utilization of its
core resources. In accordance with the current technology trends, where the ability to integrate
processing cores on a single die is outpacing the capability to power them up simultaneously, an
OPMS considers power and thermal characteristics more critical than the processing cores. Conse-
quently, it provisions more core resources to offer a choice in assigning computation on them, and
improve system characteristics (e.g., energy efﬁciency, thermal proﬁle) via judicious computation
assignment policies.
Due to its unique system design perspective, an OPMS also offers a novel way for SAF reduc-
tion: a requirement that all future multicores must strive to meet. Inactive cores—processor cores
that do not partake in active computation at a given time—do not constitute the SAF of the chip,
thereby reducing its SAF signiﬁcantly. So the obvious question then is: what is the purpose of an
inactive core? This dissertation will demonstrate however, an inactive core, while not performing
any computation, can facilitate several desirable functions: retain predictivestate (in a low-leakage
mode) to function as a generic accelerator for a particular computation in the near future, allow
thermal hotspots to cool off, or simply exist as a spare. A major part of this dissertation revolves
around developing a broad framework to facilitate novel uses of inactive cores in future multicore
systems. This chapter will discuss this broad framework in detail.
As an alternative to the OPMS designs, one may argue to simply reduce the die space with48
technologyscaling, effectivelyallowinglowercostmicro-processorsineachsuccessivetechnology
generations. However, as thepast historysuggests, architects havealways sought similar, and often
larger, diearea toaccommodatemoreresources, and improveperformance by judicioususeofsuch
resources. While reducing the die size can save production cost, but even modest improvements
in performance and energy efﬁciency can dramatically increase the market value of a processor,
easily compensating the additional cost of larger die. Therefore, in accordance with the ITRS
roadmap [55], this dissertation assumes that future designs will continue to adopt fairly similar die
size, and delves into techniques that can use these additional resources for improving performance
and energy efﬁciency, without violating the power constraints in the design.
This chapter is organized as follows. Section 3.1 describes the OPMS framework, illustrating
the key concepts with an example. Section 3.2 presents the broad opportunities and challenges in
this framework with a qualitative discussion of the cost and beneﬁt of its major functional aspects.
Implementation details of the OPMS framework is described in Section 3.3. Section 3.4 gives an
outline of an application of the OPMS, which is rigorously evaluated in this dissertation. Finally,
the chapter concludes with a summary in Section 3.5.
3.1 OPMS Framework
Figure 3.1 illustrates the fundamental working principles of an OPMS . A computation composed
of three fragments A, B, and C is assigned to an OPMS with three cores P1, P2, and P3, respec-
tively. In this example, and throughout this dissertation, a computation fragment will denote an
arbitrary portion of the dynamic instruction stream. After the ﬁrst fragment A completes execution
on P1, a Computation Transfer (CT) takes places, which enables the next computation fragment
to resume execution on a different on-chip core, P2. Since P2 was in an inactive state prior to the
CT, a wakeup signal W is enabled to transition it to the active state. Computation B resumes on49
Figure 3.1: An example of OPMS execution. Inactive cores are marked by a shading.
P2 after the core transitions to the active state. Meanwhile, P1 transitions to the inactive state,
via enabling a sleep signal S on it. Similarly, P3 executes the last fragment C. Collectively, three
different processing cores compute the entire fragment, each of them transitioning between active
and inactive state, whenever necessary.
3.1.1 Fundamental Technology Invariants
Before presenting an in-depth discussion on OPMS design considerations and its implementa-
tion, it is instructive to bring forth the fundamental technology invariants assumed in this design
paradigm.
First, the OPMS design paradigm assumes that the relative area cost of integrating processing
cores on a single die, is marginal compared to the cost of powering them up simultaneously. Con-50
sequently, it considers the power budget as more critical than core utilization, and therefore aims
to dynamically distribute the chip power budget by assigning computation on speciﬁc cores that
are most likely to improve the performance and energy efﬁciency of the system.
Second, both the OPMS and CSP proposals rely on superior bandwidth of communication
between on-chip cores, allowing to build a co-operative execution framework. The collective com-
putationis multiplexedamong the on-chip cores, enhancing the localityin theirmemory references
and improve performance. Conventional multicores, which assign large portions of computation
on individual cores, are not designed to exploit co-operation among on-chip cores, leading to a
poor utilization of the aggregate resources.
Third, thework inthisdissertationassumesaconstantdiesizeinfuturetechnologygenerations,
also reﬂected in the ITRS roadmap [55]. Severe power constraint may cause a reduction in the die
area, which can also bring down the production cost of microprocessor chips. However, judicious
use of the transistor bonanza can improve the energy efﬁciency without requiring a larger power
envelope, dramatically increasing the market value of such microprocessor designs. Thus from a
research perspective, it is intriguing to investigate architectural means to deliver energy and power
efﬁciency from the continuous growth of resources, rather than only realize beneﬁts in production
cost from technology scaling.
3.2 Challenges and Opportunities
An OPMS creates several broad implementation challenges in order to manage processing compo-
nents in two disjoint pools: active and inactive cores. Furthermore, exploiting opportunities within
this OPMS framework may require different processing cores to turn off and on frequently, creat-
ing a constantly-varying pool of processing cores. Given such a multicore framework, this section
will ﬁrst address its two major implementation challenges: (a) supporting a commodity general-51
purpose software stack on top of an OPMS; and (b) understanding the cost-beneﬁt trade-offs for
supporting inactive cores. Subsequently, the next section will discuss the key opportunities offered
in this radically different computation environment to improve thermal, energy and performance
characteristics of the chip.
3.2.1 Interfacing with System Software
The system software, which can be a regular operating system or a hypervisor like VMware’s ESX
Server [113], manages three broad categories of system resources: processing cores, memory,
and I/O devices. For each of these resources, this section discusses the special requirements for
interfacing with an OPMS in turn. Because the applications are run by the system software itself,
proper interfacing with the latter will guarantee correct execution of the former.
3.2.1.1 Processing Cores
Commodity system software uses a straight forward abstraction of the underlying complex micro-
architecture: it assumes an entire processing core as the unit for assigning computation. Alteration
in the core resources, and their management policies, as well as the variation in individual capabil-
ities of cores, can directly impact the system software and its various performance metrics [10,32].
Although assigning computation in a multicore adds complexity as compared to a uniprocessor
system, the design paradigm of an OPMS, where cores frequently transition between active and
inactive state, raises this level of complexity. In addition to managing multiple cores, the sys-
tem software must now adapt to this intrinsic variability and availability of computation resources.
However, this dissertation will demonstrate how to manage such a system with only modest in-
crease in complexity, while delivering the beneﬁts of an OPMS design paradigm.
There is a subtle distinction between the actual processing cores of the chip (the physical CPU52
or PCPU), and the abstraction of processing core exposed to the system software (the virtual CPU
or VCPU). Typically, there is a one-to-one correspondence between VCPUs and PCPUs, although
a hypervisor hosting multiple virtual machines may break this unique mapping [99]. Broadly,
computation resources in an OPMS can be exposed to the system software in two ways, essentially
differing in the VCPU-PCPU correspondence, and the division of complexity between system
software and the micro-architecture.
First, all the available PCPUs can be exposed to the system software, thereby maintaining the
unique mapping of VCPU and PCPU. The system software will then be responsible for managing
the computation resources entirely, and cannot simply assign computationon all VCPUs: the usual
norm in a conventional multicore. Moreover, it must also support frequently transitioning on-chip
cores from active and inactive, at time periods much lower than the typical scheduling quantum.
Clearly, both these functional requirements will add signiﬁcant complexity to the system software,
but arguably will reduce hardware complexity. Second, only a subset of the available PCPUs
are exposed to the system software (i.e., V CPU < PCPU). The system software will then
schedule application threads to run on these VCPUs, while the micro-architecture will distribute
the collective work among the on-chip cores. While avoiding any additional complexity at the
system software, this solution is likely to introduce complexity in the hardware implementation.
These two broad solution strategies represent the two end points of a spectrum of possible
solutions, which can balance the aggregate complexity between the hardware and software. The
speciﬁc solution this dissertation evaluates employs virtualization techniques without requiring
intrusive changes to system software, and it is discussed later in Section 3.3.53
3.2.1.2 Memory
The OPMS design does not interact with the general memory management policies of system
software, and therefore requires no change in that regard. However, the virtual-to-physical address
translation mechanisms, which employ specialized structures like Translation Lookaside Buffer
(TLB), can have correctness implications in an OPMS. A TLB is a small cache for the recently
used physical address translations, and it is closely tied to the pipeline logic of a processing core.
Transferring a computation from one core to another, requires appropriate handling of the TLB
state, so as to preserve the correctness of the execution.
Two distinct courses of action may cause a correctness violation in a running thread. First,
when a running thread (or VCPU) vacates a PCPU, the system must ensure that the translations
present in the vacating PCPU’s TLB are not incorrectly accessed by another thread. Although an
implementation issue in an OPMS, the system software already deals with this particular problem
during a regular context switch operation. Second, after transferring its computation onto a new
physical core (or PCPU), the running thread must continue to execute correctly with the TLB
associatedwiththenew core. To supportfrequent transferofcomputation,theperformance penalty
from a cold TLB must be avoided.
Much of the hardware support required to address these issues are already provided by modern
microprocessors. Several current generation microprocessors support address-space identiﬁers or
ASIDs, which allow a single TLB structure to cache entries from multiple processes running on
their own virtual address space. Consequently, there is no need to ﬂush the TLB entries when a
computation moves between on-chip cores, saving much of the TLB miss penalty associated with
starting execution on a cold TLB. Other design issues like TLB shootdown are similar in spirit to
handling I/O interrupts (discussed next).54
3.2.1.3 I/O
In a conventional system, I/O is interfaced with the system software through the interrupt handling
mechanism. When a running thread, assigned to a VCPU, makes an I/O request, an interrupt is
sent to the I/O subsystem. On completion of this request, the I/O subsystem informs the initiating
PCPU—where the requesting VCPU was mapped—via another interrupt. The system software
handles this second interrupt, and then resumes the computation of the original thread. A different
ﬂavor of this basic mechanism takes place during a software interrupt, typically used for inter-
processor communication (e.g., TLB shootdown in Solaris 9). However, for the purpose of this
discussion, the distinctions between them are insigniﬁcant.
A key aspect of an OPMS design, where the mapping between VCPU and PCPU alters dynam-
ically, can have implicationsto this basicinterrupt handling mechanism. Forexample, themapping
may change between the initiation and completion of an I/O request, creating a subtle challenge in
delivering the interrupt to the appropriate PCPU. Furthermore, occasionally a VCPU may not even
be assigned to a particular PCPU, exacerbating the problem of interrupt delivery.
Forthepurposeofthisdissertation,theOPMSframeworkproposesasimplemodiﬁcationtothe
interrupt control logic so as to dynamically track the mapping of VCPUs to PCPUs. Occasionally,
an interrupt may be held (e.g., in the absence of a VCPU mapping), and delivered after a delay.
3.2.2 Inactive Cores: Cost-Beneﬁt Analysis
By design, an OPMS maintains a pool of processing cores in an inactive state, while the actual
computation is assigned to the rest of the cores. While the inactive cores come with marginal area
cost, especially in multicore chips with several billion devices, other costs to support them (such
as power, interconnect) can be substantial. To understand the engineering trade-offs of inactive
cores in an OPMS, this section presents a qualitative cost-beneﬁt analysis, while more elaborate55
discussions with the quantitative aspects will be presented in Chapter 6.
Beneﬁt Components Inactive cores offer several broad utilities in a multicore system that can
be harnessed through appropriate computation assignment policies. Three different mechanisms
are outlined by which an inactive core can be effective in an OPMS framework: by allowing
heterogeneous system design, retaining useful predictive state, and offering thermal slack.
First, provisioning a set of inactive cores allows the designer to build effective multicore sys-
tems that logically comprise of hardware accelerators, each of them excelling in a speciﬁc com-
putation. As this dissertation demonstrated in the previous chapter, these heterogeneous or asym-
metric systems offer tremendous potential for improving performance in a power constrained en-
vironment (see Section 2.4.6). In that example, either the large core provisioned for the sequential
phase, or the group of small cores to facilitate the parallel phase, remained inactive during the
execution of their complementary phase, respectively. But all these cores were useful by being
efﬁcient while active, thereby improving the performance of the system.
Second, inactive cores can retain useful predictive state in their private structures like branch
predictors and caches. In a processor core, predictive structures play a key role in speeding up
a computation, especially when the cached predictive state is effective for the assigned computa-
tion. By maintaining the relevant predictive state of a computation, inactive cores can logically
function as a generic accelerator for a particular code sequence, and substantially speed up their
executions as compared to other cores without the appropriate cached state. The key advantage
of such execution is that the beneﬁts are derived without any structural modiﬁcation to the micro-
architecture of the cores, unlike the hardware accelerators that require custom design to realize a
power-performance advantage.
Finally, inactive cores offer a thermal slack—at a core granularity—for current multicore de-
signs where the temperature management in critical structural components is a major design objec-56
tive [97]. Periodically distributing computation between multiple cores reduces the thermal load
on each core, allowing it to cool off during the periods of inactivity. Depending on the periods of
activity, this work distribution can decrease both the peak and average temperature of major circuit
components in the core.
Cost Components The major cost components of inactive cores come from their power con-
sumption, and the interconnect support necessary for their seamless operation in a multicore.
Even without executing any instruction, inactive cores can still consume power, thereby re-
ducing the available power budget for their active counterparts. The static power component in
the transistor devices contribute bulk of this power consumption (see Section 2.2). Therefore,
one major implementation goal for an OPMS is controlling the power consumption from inactive
cores, so as to allow maximum power budget to the active cores. Other system goals, like the
ability to quickly turn on and off cores, and maintaining predictive state in the core structures, add
complexity in designing a solution to achieve this goal.
Fortunately, several techniques have been developed in the recent past that speciﬁcally target
reducing leakage, while allowing fast startup for various micro-architecture components [30,85,
93,110]. This dissertation extensively adopts two of these techniques, and the major trade offs
with implementation details are discussed in Section 3.3.2.
Another major cost component in supporting an OPMS is the additional cost for building an
interconnect for OPMS cores. Compared to a conventional multicore, the incremental interconnect
cost will depend on the degree of over-provisioning. For example, if a current multicoreconsists of
8 on-chip cores, supporting 12 cores in a similar interconnect fabric may not radically alter the in-
terconnect cost, but expanding the same interconnect to support 32 cores may become prohibitive.
Moreover, the primary runtime cost of an interconnect manifests as messaging delays and energy
overheads. If an OPMS can maintain or even improve the bandwidth usage from the underlying57
interconnect, these additional costs for the fabric may be worth the extra cost. Chapter 6 will
present quantitative results to demonstrate how such improvement can be achieved via judicious
assignment of computation on an OPMS.
3.2.3 Flexible Computation Assignment
In a uniprocessor environment, there is only one processor core to assign computation. Multicore
systems introduce a choice in assigning computation by virtue of multiple available cores. How-
ever, current multicores deem these processing cores as critical resources, and thereby target full
utilization of them. Fully utilizing processor cores limits the ﬂexibility of scheduling computation
on them, as there is a potential performance penalty for choosing one processing core at the cost
of keeping some of the cores inactive.
By provisioningmore computationresources, an OPMS relaxes the necessity of keeping all the
processing cores busy at all time. As a result, for every computation,onecan chooseamong several
processing cores to assign it, without any negative impact on system performance due to the under
utilization of the rest of the cores. Moreover, by being careful to choose processing cores (e.g., one
with a cooler temperature or one that retained useful predictivestate), various performance metrics
can be improved substantially. OPMS designs enable this ﬂexibility in assigning computation, and
is the fundamental principle behind various novel application of OPMS designs. This dissertation
will focus mainly on Computation Spreading, a locality enhancement technique for multithreaded
server class applications.58
3.3 Implementation
This section will now discuss the speciﬁc implementation details of an OPMS, including how
this implementation handles the opportunities and challenges of the constantly varying pool of
computation resources in an OPMS through virtualization support, and the techniques adopted to
alleviate leakage in inactive cores.
3.3.1 Virtualization Support
While a software intrusive implementation is indeed possible as outlined in the section 3.2.1, with-
out any loss of generality for OPMS designs, this dissertation implements a speciﬁc solution based
onvirtualizationtechniques. Themain objectiveofthissolutionisto supportan OPMStransparent
to the system software, but limit the complexity for the hardware implementation.
At a ﬁrst glance, modern multiprocessor operating systems already seem able to handle pro-
cessors being turned on and off for reasons such as faults and power management: it is as simple
as providing the OS scheduler with the new resource conﬁguration. In an OPMS, however, as
one attempts to make effective use of inactive cores (e.g., their ability to retain predictive state
in a low power mode), the system will encounter frequent core transitions at time scales that are
orders of magnitude smaller than a typical OS scheduling quantum. Effectively handling such
frequent transitions would likely require intrusive modiﬁcations to existing operating systems, as
current implementation are considerably slow in adapting to system re-conﬁgurations [115]. As
an alternative, an OPMS can be supported using virtualization techniques, and thereby require no
modiﬁcation to the OS or the various application software layers.
Due to the increasing prevalence of a full ﬂedged virtualization layer in server platforms,
termed as System VM [99], the proposed OPMS implementationis designed to inter-operate trans-
parently in virtualized platforms as well. System VMs are responsible for managing hardware re-59
sources among its guest OS. Three major components of such hardware resources are: processors,
memory and I/O [99]. Unlike such VMMs, designed to support multiple guest OSs, the func-
tional requirements in an OPMS framework are limited, and only involve the virtualization of the
processing cores. Other design components of the system VMs like memory, I/O, and security
measures are not necessary for the OPMS framework, substantially reducing the complexity in the
VMM implementation for an OPMS framework.
Due to this simpliﬁcation, this dissertation implements this component of virtualization—
managing cores resources of an OPMS—as a programmable ﬁrmware component. This compo-
nentis speciﬁcallyresponsibleformovingacomputationfromonecore(e.g., acorethat thesystem
might want to transition to an inactive state) to another core (e.g., a core where the computation
might be carried out more efﬁciently), and assigning computation based on some pre-determined
policy. To accomplish this goal, an OPMS must provide speciﬁc mechanisms to communicate
necessary processor state between on-chip cores, and implement a framework to support a vari-
ety of assignment policies, which assign a particular computation fragment to appropriate cores.
Implementation details for these components are discussed in the next three sections.
3.3.1.1 Processor State
To manage theprocessor core resources via virtualization, the OPMS framework must also provide
support for virtualizing the processor state, which is necessary for the correct execution on a pro-
cessor core. In the evaluation, this dissertation uses functional models of the UltraSPARC IIICu
architecture, based on SPARC V9 ISA (described in more detail in Chapter 5). The processor state
for this CPU is composed of two major components: register state and the TLB state.
The UltraSPARC IIICu CPU has a large number of architected registers, including windowed
general purpose registers (GPRs), four sets of global registers (normal, Alternate global or AG,60
Interrupt global or IG, and MMU global or MG), ﬂoating-point, privileged, ASI-mapped, and TLB
control registers [103]. The aggregate register volume comprises of 277 64-bit registers, or 2.2kB
(nearly half of which is SPARC register windows). In other architectures without register windows
(e.g., x86), register values are saved in the memory across function calls, thereby reducing the
architected register state.
The processor also contains two classes of the TLB structures to maintain TLB state for data
and instructions, respectively [103]. The data TLB arrays consist of two 512-entry, 2-way associa-
tive structures, and one 16-entry, fully associative structure. The fully associative structure is often
used to hold locked OS translations, and can support multiplepage sizes (8KB, 64KB, 512KB, and
4MB), while the 2-way arrays can only support one type of page size. Solaris 9 use these 2-way
structures to hold only 8KB pages. The instruction TLB consists of a 2-way 128 entry structure,
exclusively for 8KB pages, and another 16-entry fully associated entries that supports multiple
page sizes.
These TLBs are accessed using several TLB control registers, including an ASID (address-
space identiﬁers). Each of the TLB entry is tagged by an ASID, which is matched with every
incoming TLB translation request. Because of this TLB tagging, the entire TLB state need not
be communicated between on-chip cores with the other processor state, which includes all the
TLB control registers. Next section will discuss the speciﬁc mechanisms implemented to transfer
computation between on-chip cores.
3.3.1.2 Computation Transfer
A major function of the VMM component discussed above is Computation Transfer (CT): the
movement of the state of a computation from one core to another. There are two speciﬁc types of
state a thread may carry: architected state and microarchitectural state. Architected state consists61
of a thread’s memory and the processor state discussed above, and must be preserved. A thread’s
memory state can simply be communicated as needed via the on-chip coherence network already
present to support shared memory multiprocessing. Processor state that includes the register state,
must be saved and restored, similar to an OS saving the state of a process when it is context-
switched. Because of the tagged TLB state in the SPARC V9 based architecture, it need not be
communicated, as long as the TLB control registers are communicated correctly. Microarchitec-
tural state, consisting of predictive state such as cached data and branch predictor entries, need not
be preserved for correctness. Unlike thread migration, CT is performed under hardware/ﬁrmware
directives, transparent to the system software. The entire process is carried out in two parts: saving
and restoring.
Saving To initiate a CT, the register state in the processor must be saved. The OPMS framework
sets aside a speciﬁc portion of the physical memory, for each VCPU, for holding the register state
of a computation, much in the similar spirit of the Intel VT [111]. After a CT is triggered, the pro-
cessor pipeline is ﬂushed, and the control of execution is transferred to the ﬁrmware. The ﬁrmware
issues a series of store operations, that save each register to its allocated memory location, for that
VCPU. These memory locations are typically cached, since they were accessed during the start
of this computation on the current processor. After saving the entire register state from the cur-
rent core, the ﬁrmware initiates a restore of this state on the destination core for this computation,
assigned by the speciﬁc assignment policy.
Restore Before beginning the restore operation, the ﬁrmware ﬁrst ensures that the destination
core is not executing any other computation. To restore the register state, the ﬁrmware issues a
series of load instructions. Each load instruction access the speciﬁc memory location assigned
for the destination register where the value is loaded, depending upon the particular VCPU. After62
completing the restoration of the entire state, the computation is resumed, and the next instruction
is fetched in the pipeline using the program counter (PC).
In a multicore, state saving is relatively a low latency operation because many of the memory
locations accessed are already present in the local private caches (since these were used to load the
values at the beginning of the computation). However, as the register state is restored on a separate
on-chip core, it leads to a series of cache-to-cache transfers. Nevertheless, due to the superior
bandwidth of the on-chip interconnect, these operations are easily pipelined, dramatically reducing
the end-to-end latency of CT. The quantitative data on the CT latency, and relative contributions
from saving and restoring, are presented later in Section 6.3.1.
Compared to a regular context switch or thread migration in the operating systems, CT is
a substantially lightweight operation. In particular, it does not involve any modiﬁcation to the
respectiverun queues maintainedby thesystemsoftware, and necessary modiﬁcationstothekernel
data structures that must accompany a thread migration [74]. Conceptually, CT is more similar to
a fast context switch between user-level threads, which is shown to be orders of magnitude faster
than a full ﬂedged thread migration [42].
3.3.1.3 Assignment Policy
A variety of assignment policies in the OPMS framework is supported via two simple hardware
structures for each core: a small RAM, and a small wait queue. The RAM structure maintains the
PCPU mappings of the different computations from a VCPU, where the speciﬁc applications of
the OPMS provides information about techniques to identify a computationfragment (e.g., starting
and ending instruction address). This mapping is copied at each core to enable localized decisions,
and is initialized by the VMM based on the workload proﬁle. When a VCPU is assigned to an
inactive core, the core transitions to the active state and starts executing the VCPU, after restoring63
its state as described above. However, if the assigned PCPU is already busy, the execution of the
VCPU is paused, and an entry for this VCPU is inserted in the wait queue of the assigned PCPU.
Later, when the core becomes available, the control logic inspects the wait queue and resumes
VCPU execution. The next chapter provides a concrete example with a detailed walk through that
shows how these structures are able to implement the necessary support required for an OPMS
application (see Section 4.5.2).
3.3.2 Leakage Control in Inactive Cores
Cores in an OPMS frequently transition between active and inactivestates, and therefore an OPMS
maintains power supply to the inactive cores for fast startup. By gating the clock signal to a core at
the root, one can save most of the dynamic power of an inactive core [63]. However, maintaining
the power supply, a necessity to enable fast wakeup, may still cause leakage from an inactive core,
potentially defeating the purpose of SAF reduction.
With the increasing importance of static power from leakage, a large body of circuit research,
both from academia and industry, has been targeting leakage control in the past few years [30,85,
93,110]. There are many leakage control techniques, broadly classiﬁed into two categories: device
or channel engineering, and circuit techniques [93]. This dissertation focuses on circuit techniques
only, as the device engineering techniques will affect all implementations equally.
The most important goal of leakage control techniques in an OPMS is to allow fast wakeup.
Within an inactive core, there are two classes of structures that differ on their functions during
inactivity. Predictive structures (such as caches and brand predictors) retain their state, while
pipeline logic components, like register ﬁles and instruction window, do not need to do so. This
distinction in state retention affects the choice of leakage control techniques on them.
Among various circuit techniques for controlling leakage, one of the most relevant techniques64
for an OPMS implementation is Multithreshold-voltage CMOS (MTCMOS) based on sleep tran-
sistors. This technique is particularly promising when state retention is not a requirement [93].
Several current microprocessors are already aggressively incorporating MTCMOS [81]. When
state retention is important, as for predictive structures, drowsy mode operation is more applica-
ble [33]. This section will focus the discussion on these two techniques, and their engineering
trade-offs in the OPMS context.
MTCMOS A MTCMOS circuit inserts a low leakage high-threshold (Vth) device in series to
a low threshold circuitry (e.g., an ALU or a register ﬁle). This high Vth device is known as the
sleep transistor, as it is controlled by a sleep signal. During normal operation, the sleep control is
disabled, allowing the high Vth transistor to transmit and deliver the power supply to the low Vth
circuitry. When the sleep signal is enabled, the sleep transistor turns off, cutting the power supply.
As a result, the leakage becomes negligiblein the low Vth circuitry during this period, which brings
down the overall leakage dramatically, within 1-2% of active operation when the sleep signal is
disabled [30].
In addition to its excellent leakage control, MTCMOS circuits can be enabled (or disabled)
within a few processor cycles [30,85,110], making it very effective for an OPMS implementation.
However, there are a few cost components that must be considered. First, there is an area overhead
for inserting the sleep transistor, and delay overhead from its series insertion. Previous studies
have shown that these overhead can be up to 4% for area, and 10% for delay [110]. With an ever
increasing effective area, and delay improvement from technology scaling, both these overheads
are well within tolerable limits in the context of growing importance of static power, and the
increasing demand for energy efﬁciency [55,93].
Second, there is an energy overhead to transition between active and sleep modes, due to the
charging and discharging of the sleep transistors. As a result, there is a trade-off in the amount of65
leakage energy saved by transitioning into the sleep mode, and the transition energy. Typically, the
designers assign a breakeven point for a circuitry, to denote the amount of time it must be in sleep
mode to realize overall energy savings [110]. The breakeven point can be up to a few hundreds
cycles [120], although techniques to reduce transition energy overhead can substantially reduce it
(by up to 50% [85]).
Drowsy Caches The basic idea behind drowsy cache design is to dynamically adjust the supply
voltage depending on the frequency of access [33]. Drowsy mode reduces leakage substantially
while retaining predictive state, but allow slower access to them. When the cache state is not
accessed with regular frequency, as is the case in an inactive core, the predictive structures can be
put in a drowsy mode. The state can be brought into normal activemode, but such transitions come
with slight energy overhead.
Based on these considerations, the OPMS framework incorporates aggressive leakage control
using MTCMOS technique in all the major functional blocks (e.g., register ﬁles, instruction win-
dow, functional units) of the cores in an OPMS. The sleep signal is enabled when a core transitions
to inactive state. The core’s L1 caches and predictors, which retain their state during inactive pe-
riods, are put in a drowsy mode [33]. This dissertation will characterize the periods of activity
and inactivity during evaluation (see Chapter 6), so as to demonstrate the viability of MTCMOS
techniques in an OPMS.
3.3.3 di/dt Impact
Apart from controlling the leakage, another challenge in implementing OPMS is the potential in-
crease in supply voltage ﬂuctuation due to the increased di/dt impact or current variation [64].
An OPMS design can negatively impact the variation in current drawn from the power supply net-66
work, because of frequent core transitions. However, these transitions are a result of Computation
Transfer, where one processing core becoming inactive is usually accompanied by another core
becoming active. Therefore, while active to inactive transition causes a drop in current drawn from
the power supply, the accompanying transition in another core, from inactive to active, results in
a surge in the current. Collectively, these two events partially compensate each other, and later
this dissertation will show the extent of di/dt variation in an OPMS, relative to the baseline (see
Chapter 6).
3.4 OPMS: Application
The design paradigm of an OPMS is applicable in a variety of multicore designs, spanning both
asymmetric and symmetric multicores. At a high level, the previous chapter demonstrated the ef-
fectiveness of this design paradigm for asymmetric multicores (see Section 2.4). In the context of
the multithreaded applications, it assumed the presence of generic hardware accelerators that can
speed up different computation modes. This dissertation will now focus on how to realize such
an execution from structurally identical processing cores in a homogeneous multicore, using the
OPMS design paradigm. The dissertation proposes a classic application that utilizes an OPMS by
improving the computation and energy efﬁciency through locality-aware computation assignment.
Although enhancing the locality of memory references is its primary target, implementing this
application in an OPMS naturally leads to an intermittent use of on-chip cores, substantially im-
proving the thermal proﬁle of their micro-architectural components. The next section describes a
basic outline of this application, while the rest of the dissertation will present more detailed design,
with in-depth quantitative evaluations.67
3.4.1 Computation and Energy Efﬁciency via Locality Enhancement
Traditionally, the OS schedules software threads onto a group of Virtual CPUs (VCPUs), which
map one-to-one with the cores, or Physical CPUs (PCPUs), on the chip. However, in an OPMS,
the aggregate PCPUs exceed the number of VCPUs, allowing a designer to consider a more se-
lective assignment of computation to enhance the locality of memory references. In particular,
this dissertation propose to provision a set of PCPUs for processing OS computation, and the rest
for user computation, as these two modes are known to cause destructive interference in the core’s
predictivestructures [36,67]. At any given time, only a subset of these cores are active, performing
their assigned computation, while the rest retain their predictive state in a low leakage mode. This
mode of distributing computation is a special application of Computation Spreading [24], and the
next chapter discusses the general model with this application in details.
3.5 Summary
The design paradigm of an Over-provisioned Multicore System captures the shifting trends in
the underlying semiconductor technology where integrating cores on a single die comes with a
signiﬁcantly lower marginal cost than the engineering and economic cost to power them up. At
a high level, this trend indicates a major change in our comprehension about the critically of the
system resources: chip power becoming more critical than individual processing cores on a single
multicore die.
This chapter introduced the OPMS framework, discussed its major challenges and opportuni-
ties, and details of an implementation evaluated in the rest of this dissertation. An OPMS creates
a constantly varying pool of computation resources, leading to implementation issues with in-
terfacing with the system software, and power efﬁcient management of inactive core resources.68
To mitigate the ﬁrst problem, the chapter described a solution based on virtualization technique
that performs a part of the virtualization—processor core management—through a programmable
hardware component. This solution enables supporting system software and application stacks
transparently, while limiting the hardware implementation complexity. For the latter, the chapter
proposed to incorporate aggressive techniques for leakage control, an increasingly popular trend
even among current implementations as well.
The key to understanding the concept of an OPMS is its ability to enable ﬂexible assignment of
computation, and innovative use of inactive cores in future multicore systems. Inactive cores can
add substantial value in the performance metrics, via their unique abilities to retain predictive state
and logically function as a generic accelerator, offering thermal slack, and provide heterogeneity
in execution capabilities.69
Chapter4
Computation Spreading
An Over-provisioned Multicore System offers an unique opportunity of dynamically specializing
on-chip cores via retaining frequently accessed but mutually exclusive predictive state in each
of them. To exploit this unique opportunity, a designer must inspect the prevailing policies of
assigning computation on multiple cores, and the technology trends of applications.
In the canonical model of assigning computation from multiple threads to multiple proces-
sors, an entire software thread — including any operating system calls it makes — is assigned to
a single processor for execution. This was, perhaps, the only practical approach for traditional
multiprocessors built from multiple chips. But since there is commonality among the computation
performed by different threads (i.e., commonality in the code executed), this distribution leads to
inefﬁcient use of the microarchitectural structures of the individual processing cores that are in-
tended to exploit the properties of instruction streams (e.g., private instruction caches and branch
predictors). Consequently,despitealargeincreaseinaggregateprivateresources inmicroprocessor
chips, modern applications are unable to efﬁciently exploit them.
On the other hand, current applications show a tremendous growth in their code and data foot-
prints [12,90], exacerbating the problem of inefﬁcient resource usage. In addition, commercial70
server class multithreaded applications make extensive use of the operating system services via
system calls, and mixing these different instruction streams on the same micro-architecture causes
destructive interferences [2,8]. Collectively, these trends resulted in rapidly increasing memory
stalls in these applications. Indeed, memory stalls are now widely regarded as the most important
bottleneck for achieving high performance in server applications [3,65].
To illustrate a classic application of the OPMS design paradigm, this dissertation proposes
Computation Spreading (CSP), a new model for distributing different fragments of a thread’s com-
putation across multiple processing cores. For the purpose of describing the CSP model, this dis-
sertation deﬁnes a computation fragment as an arbitrary portion of a dynamic instruction stream.
Conceptually, CSP aims to collocate similar computation fragments from different threads on the
same core while distributing the dissimilar computation fragments from the same thread across
multiple cores. Each core in the OPMS becomes dynamically and temporally specialized for ex-
ecuting a set of speciﬁc computation fragments by retaining the states (such as instruction cache
contents and branch predictor entries) necessary to perform each computation efﬁciently. Further-
more, by reducing the activity on each core through inactive periods where it retain the predictive
state, thermal characteristics of each core are substantially improved.
This chapter develops the model for CSP, and presents a concrete application with its imple-
mentation details, while the evaluation results will be presented in Chapter 6. Section 4.1 presents
the code reuse characteristics of several multithreaded applications running on a canonical multi-
core. Next, Section 4.2 discusses the general model of Computation Spreading, highlighting the
key design considerations. Guided by the design requirements, this dissertation demonstrates a
speciﬁc application of Computation Spreading where it proposes to separate user and OS com-
putation in Section 4.4. The implementation details is presented in Section 4.5, and ﬁnally this
chapter concludes with a summary in Section 4.7.71
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Figure 4.1: Code Commonality Characteristics for a multicore with 8 cores. Each 64-byte static
instruction block is marked Universal if accessed by all the cores, Common if accessed by more
than one core, and Exclusive if accessed by only one. The left bar shows the commonality proﬁle
for the entire execution, the middle bar shows commonality for only user code, and the right bar
shows the commonality for OS code.
4.1 Multiprocessor Code Reuse
In the canonical software architecture for multithreaded server applications, a software thread is
launched to process an input data item or request. Multiple threads are used to process multiple
requests. A thread is scheduled for execution on a single processing core, and all the phases
of execution for that thread are typically run on that core (in the absence of OS-induced thread
migration). In a multiprocessor, concurrent threads execute on different cores, if possible. Since
theseseparate threads are likely to act on manyrequests that are often similar, they traversethrough
similar code paths (possibly with different data) and end up executing the same instruction blocks.72
To quantify this code commonality, instruction accesses are proﬁled for ﬁve multi-threaded
workloads on a conventionalmulticoresystemwith eightprocessing cores, and examinehowmany
processing cores fetch each (static) instruction cache block.1 Figure 4.1 shows this commonality
for the overall execution (left bar), application-level, user code (center) and operating system code
(right). Each bar shows the fraction of 64-byte instruction blocks fetched by a core that are fetched
by all the processing cores (Universal), by more than one core (Common), and by only one core
(Exclusive).
Several observations can be made from the ﬁgure. First, there is a signiﬁcant amount of com-
monality in the code executed on the different cores, both for user code and system code. Second,
there is little code that is exclusively executed on a single processing core. Third, the ﬁgure shows
that the extent of universal sharing is more pronounced for OS code than for user code in three
benchmarks (OLTP, pgoltp, and pmake) while the opposite is true for Apache. This extensiveshar-
ing of instruction blocks in database workloads running on simultaneous multi-threaded (SMT)
processors was also observed by Lo, et al. [71].
Commonality in the code executed by the different processing cores results in the same instruc-
tion blocks being referenced by different cores. This leads to two distinct outcomes: (i) reference
spreading [70], which refers to the multiple references to a single cache block across multiple
processors, leading to a cache miss in each of those caches, and (ii) the replication of the code
in multiple caches and subsequent reduction in aggregate cache space. This combined effect can
drastically degrade the hit rate, especially for applications with large instruction footprints.
Table 4.1 presents the instruction footprint seen in these workloads. For each workload, the
table presents the total instruction footprint, the user code footprint, and the OS code footprints,
respectively. OLTP and pmake show large code footprint, each of them exceeding 1MB. However,
1The workloads and the target multicore system are described in more detail in the Chapter 5.73
in pmake the entire code footprint is not as much spread across multiple cores as compared to
OLTP (see Figure 4.1), allowing each core to see a smaller subset of the entire code, and observe
better locality of references. The OS-intensive workloads, Apache and Zeus, exercise relatively
larger regions of the OS code, while exhibiting signiﬁcantly smaller footprint from their user code.
Benchmark Overall User OS
Apache 603KB 157KB 445KB
OLTP 1291KB 1079KB 212KB
Zeus 560KB 137KB 423KB
pgoltp 724KB 487KB 237KB
pmake 1320KB 971KB 349KB
Table 4.1: Instruction Footprint
To mitigate the effect of code replication in multicore systems, this dissertation proposes Com-
putation Spreading to distribute the collective work in a way that can improve the locality of refer-
ences, while dynamically creating a cooperative execution framework to efﬁciently utilize on-chip
resources.
4.2 CSP: An Overview
The idea behind Computation Spreading (CSP) is to spread out the dissimilar, and perhaps inde-
pendent, computation fragments of a single thread across multiple processing cores, and concen-
trate similar fragments from multiple threads onto a single processing core. A depiction of CSP is
illustrated in Figure 4.2. Consider three threads of execution: T1, T2 and T3. Each thread goes
through three speciﬁc fragments of computation during a given period of time. In the canonical
model for mapping computations, the entire execution of a thread is mapped onto one processing
core (for example, T1 is mapped onto P1). In CSP however, the execution is mapped according
to the speciﬁc computation performed. In this particular case, the similar computation fragments74
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Figure 4.2: Computation Spreading vs. the Canonical Model for mapping computation fragments
from a thread. A1, A2 and A3 denote similar fragments from different threads; A1, B1 and C1
denote dissimilar fragments of the same thread.
A1, A2 and A3 are all mapped to P1, and when any of the threads execute these similar fragments,
they are preferably executed on P1. Likewise, the other computation fragments are mapped to
P2 and P3. Thus, dissimilar computation fragments (e.g., A1 and B1) are assigned to different
processing cores, allowing each core to specialize its microarchitectural resources for a particular
type of computation fragment.
In general, a well-written, modular program is composed of a set of fairly disjoint fragments
(e.g., functions in high-level language). Two fragments can be considered similar when they carry
out a related set of tasks, and thus traverse closely related code paths and/or have frequent data
communication. Likewise, two fragments performing unrelated tasks, with little common code,
will be inferred as dissimilar (e.g., page fault handling and process scheduling).
4.3 CSP: Design Issues
There are several key design aspects for CSP that dictate viable choices of computation fragments.75
Dynamic Specialization By localizing speciﬁc computation fragments on a single core, CSP
allows that core to retain many predictive states necessary for the efﬁcient execution of those
fragments (like instruction cache contents and branch predictor states). Collectively, different on-
chip cores, with the same microarchitecture, become dynamically and temporally specialized for
different computations, leading to more efﬁcient overall execution.
Data Locality Since CSP attempts to exploit code afﬁnity as opposed to data afﬁnity [109], data
locality can potentially suffer. However, different parts of a large computationdo not communicate
arbitrarily. Thus, it is possible to retain, and even enhance, the locality of data references through
careful selection of the computation fragments.
Fragment Size The size of computation fragments plays a key role in determining the engineer-
ing trade-offs in CSP. One of the main features of CSP is to realize that often moving computation
to a different core is beneﬁcial because of the predictive state present in that core. However,
this movement comes at the cost of moving the register state and potentially other predictive state.
Since the movementof collectivestate, which includes both registerstateand predictivestate, must
be minimized to realize performance beneﬁts, there is a design trade-off dictating the frequency of
computation transfers. CT events must not be as frequent, so as to defeat the purpose of CSP by
degrading performance. It is thus expected, computation fragments executed at each core should
be of reasonable size, although the precise size will vary for different multicore implementations.
Core Contention The canonical system uniformly distributes the collective computation using a
threading abstraction in the application program. CSP breaks this thread based work distribution,
relying on similarity and dissimilarity in the actual computation performed. Different computation
fragments are assigned to different cores. Since the software stack above still exposes computa-76
tion based on threads, the utilization of these on-chip cores depends on the speciﬁc computation
performed in those threads at runtime. Occasionally, multiple software threads may execute a
particular computation fragment, creating resource contention on the core provisioned for that
fragment.
Guided by these design considerations, next section presents a speciﬁc example of CSP for
this dissertation. In particular, this example exploits the natural separation between user code and
privileged, OS code, and assign separate processing cores for carrying out these distinct fragments
of computation. It may be possibleto identify other, more general, fragments in various ways, such
as proﬁle driven binary annotation or high-level directives from the application itself. However,
such general classiﬁcation of computation fragments is a separate research topic on its own, but
the framework developed in this dissertation can exploit arbitrary work distribution based on it.
4.4 An Application of CSP: SeparatingUser and OS Execution
4.4.1 Why Target User and OS?
Targeting CSP at the user/OS code boundary is appealing for several reasons. First, many com-
mercial workloads spend a considerable amount of time executing both user and OS code, and
frequently switch between the two (Table 4.2). Both the fraction of execution time, and the aver-
agelengthofcomputationphases inOSandusercode, varyacross thesebenchmarks. Forexample,
Apache and Zeus spend 61% and 74% of their execution time in the OS, respectively. In contrast,
OLTP and pgoltp spend only 16% and 14% of their execution time in the OS, respectively. The
length of the user phases is substantially smaller in Apache and Zeus, compared to the rest of the
benchmark. Compared to OLTP, pgoltp and pmake exhibit much longer computation phases in the
user code.77
Percent of Instr. Instr. Before Switch
Benchmark User OS User OS
Apache 39% 61% 2.3k 3.6k
OLTP 84% 16% 9.3k 1.8k
pgoltp 86% 14% 22.1k 2.9k
Zeus 26% 74% 1.7k 5.0k
pmake 83% 17% 24.2k 4.8k
Table4.2: Breakdown ofuserand OSinstructions,and theaveragenumberofinstructionsexecuted
before switching from one mode to the other (excluding short TLB and register-window traps).
Second, there is a clearly deﬁned separation between these two modes of computation that
is easy to identify and exploit with minimal proﬁling requirements. Third, this clear separation
leads to mutually exclusive instruction cache contents and branch predictor states of user and OS
code. By collocating these OS and user fragments of computation, however, the canonical model
causes extensivedestructiveinterference in these two micro-architectural structures as observed by
us and others [2,67]. And ﬁnally, though seemingly counter-intuitive, OS and user fragments have
limited data communications between each other, and therefore have a reasonably independent
data footprints.
Figure 4.3(a) illustrates the nature of data communication between OS and user computation in
the multicore system modeled in this dissertation. Consider two threads running on two different
cores in the canonical model. Each thread performs both user and OS fragments of computation; in
all there are four separate types of fragments (two from each thread). The canonical model groups
the user and OS computation fragments of a given thread together on one core (shown by the solid
rectangles), whereas CSP groups user fragments together, separate from OS fragments (shown by
the dotted rectangles).
The arcs represent communicationbetween thevariouscomputationfragments. Arc A, user-to-
user communication, and arc B, OS-to-OS communication, are both a result of directly accessing78
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(a) Comparing Models
Benchmark A B C % of Refs.
Apache 1.78 5.58 1.00 4.89%
OLTP 7.48 4.40 1.00 3.95%
Zeus 0.81 12.8 1.00 7.43%
pgoltp 3.03 8.62 1.00 2.22%
pmake 4.42 1.04 1.00 1.69%
(b) Normalized Relative Communication
Figure 4.3: Communication Proﬁle between OS and User. Labels, in both the ﬁgures, denote
different types of communication: between user computation fragments of two threads (A), OS
fragments of two threads (B) and between user and OS computation fragments (C), both in the
same and different threads. The relative communication between these three groups is shown in
(b).
locks and data structures that are shared among threads. OS-induced thread migration also con-
tributes slightly to A and B. Arc C is a result of the OS reading and writing data structures passed
as pointers to or from a system call.
Figure 4.3(b) presents the amount of communication between various computation fragments,
relative to the communication of user code with OS code (the arcs labeled C). The ﬁgure deﬁnes
the communication as any data access (load or store) to a cache line whose previous access was
from a different type of computation fragment. For comparison, the last column shows the percent
of all data references represented by the sum of these three types of communication. While this
fraction is small, note that communication between fragments on different cores always leads to a
cache miss, and is a major contributor to overall memory latency.
In every case except Zeus, there is more communicationbetween user code on different threads79
than there is between user and OS code (regardless of which thread). Similarly, in every case, the
ﬁgure shows more communicationbetween the OS code of different threads than between user and
OS code.
For an I/O intensive, data streaming application such as Apache, the fact that there is little
communication between user and OS code may seem counter-intuitive. But consider that Apache
predominantly uses the sendﬁle() system call to tell the OS to copy data from one ﬁle descriptor
to another: the user code simply directs the data copying, but the OS performs the copy entirely
within the OS computation fragment.
When choosing a boundary for spreading execution among cores (which is required in any
model to achieve parallelism), it appears logical, given the data in Figure 4.3(b), to divide user
and OS execution among cores rather than keep user code or OS code from the same thread on a
particular core and arbitrarily distribute threads among cores.
4.5 CSP Implementation
This section now discusses the speciﬁc details of CSP implementation. First, it gives the details
of scheduling policies employed in the evaluation for this dissertation, and then it illustrates how
these policies are implemented in the OPMS framework.
4.5.1 CSP Policies
Targeting CSP at OS and user executions provides a simple means to determine when the VMM
should consider moving a thread (as the thread enters or leaves the OS). User code invokes the
OS for several reasons, such as system calls, interrupts or exceptions. SPARC V9 uses software
handlingofTLBmissesandregisterwindowﬁllsandspills,andtheseshort-runningtrapsdominate80
user-to-OS transitions. For the purpose of this dissertation, the implementation considers these
traps as user computations (unless a page fault occurs), since they are short running and many
other architectures handle them in the hardware.
System calls, interrupts, and page faults — the events which trigger computation transfer in
CSP — are relatively frequent and long-running. Table 4.2 shows, on average, how many user in-
structions pass between these events, and how many instructions are spent processing these events.
When these events occur, the core notiﬁes the VMM, which then directs a CT to another on-chip
core as dictated by the speciﬁc assignment policy. At the end of the OS computation, the VMM
initiates another CT to resume computation on the original core.
In all of the experimental evaluations, OPMS cores are statically partitioned between the user
and OS code based on their relative execution time and cache behavior. For this study, the evalu-
ations have used an OPMS conﬁguration with 12 on-chip cores, which allows simultaneous com-
putation on only eight of them. The multi-threaded workloads are conﬁgured in a way to have
eight running threads (or VCPUs), identical to the baseline. Methodological details including the
experimental setup and core provisioning for each workload is presented in Chapter 5, while the
results from evaluation is presented in Chapter 6.
The dissertation evaluates two different assignment policies in this study: Thread Assignment
Policy and Syscall Assignment Policy.
Thread Assignment Policy (TAP): The most straight-forward way for splitting user and OS
execution from a thread is to maintain a static mapping of OS and user cores for every thread. At
any given time, there are eight computation fragments, from both OS and user, to map onto a set of
four or eight cores, as the case may be. For example, Apache is provisioned with four user cores,
so two of the eight threads execute their user fragments on each core. The OS portion of the eight
threads needs to be spread across eight cores uniformly.81
Syscall Assignment Policy (SAP): Though TAP is straight-forward, further dynamic core spe-
cialization is possible by grouping similar OS computation fragments onto a subset of the OS
cores, and spreading dissimilar OS fragments to the other OS cores. The similarity of different
OS fragments is simply detected by recognizing the speciﬁc system call (based on register %g1
in Solaris), or interrupt handling routine, being invoked. For this dissertation, the implementation
uses a static mapping of particular system calls (plus interrupts and page faults) to cores. This
assignment policy allows a particular system call to be mapped to one or more cores, and will only
execute that call on those cores. The policy also allows other system calls to be mapped to the
same cores. The dissertation refers to this policy as Syscall Assignment Policy (SAP).
During the startup, most common OS computation fragments are provisioned onto different
cores based on their L1 data cache miss component in the baseline (this matches well with the
time spent in those computation fragments). Other system calls that are detected at runtime, are
assigned to a single core in a round-robin fashion. This provisioning scheme aims to distribute the
resource demands across different OS cores evenly. Again, online proﬁling can be used to perform
this dynamic assignment.
4.5.2 Implementation on an OPMS Framework
Much of the required support for CSP is already provided by the OPMS framework, including
computationtransfer on computationmodechange (i.e., OS to user or user to OS), and maintaining
dynamic mapping between VCPUs and PCPUs. However, some additional support is required to
ensure correctness during contention in CSP. Contention can happen in CSP due to simultaneous
assignment of multiple computation fragments to the same core. For example, when the VMM
decides to movethe computation from a thread onto a core that is already executinganother thread,
the former must be paused till the core is vacated.82
The scheduling employed in CSP is implemented using the hardware support provided by the
OPMS framework (see Section 3.3.1.3). For CSP, the RAMs maintain the two PCPUs (one for
user, one for OS) that are currently assigned to each VCPU. The exact mapping is initialized by
the VMM component, based on the workload proﬁle. When a VCPU is assigned to an inactive
core, the core transitions to active state and starts executing the next computation from this VCPU.
However, if the assigned core is already busy, the execution of the VCPU is paused, and an entry
for this VCPU is inserted in the wait queue. Later, when the core becomes available, the control
logic inspects the wait queue and resumes VCPU execution. This implementation is explained
with an example next.
4.5.2.1 Handling Contention
Figure 4.4 shows how CSP handles execution during contention. For simplicity, the ﬁgure illus-
trates computation from two VCPUs: V C1 and V C2. Collective computation from these two
VCPUs are mapped to three physical cores or PCPUs: PC1, PC2, and PC3. In this example,
the user computation from V C1 and V C2 are assigned to PC1 and PC2, respectively. But only
PC3 is provisioned for the OS computation from both the virtual cores. PC1 and PC2 do not
experience contention as only one VCPU’s computation is provisioned on them. However, PC3
can experience occasional contention, and the ﬁgure shows the wait queue, V Q3, for this core.
Different numbers mark the sequence of important events. At the beginning, both the virtual
cores are executing user code on PC1 and PC2, respectively. The wait queue V Q3 is empty
(marked by E), as none of the computation is waiting to execute on PC3. At event 1, V C1 makes
a system call, which results in a computation transfer. The register state of PC1 is saved, and later,
marked with event 2, restored at PC3, before resuming the OS computation. At 3, V C2 makes
a system call, and as per the current assignment, seeks to run its OS code on PC3. This event83
Figure 4.4: CSP Implementation: Handling Contention. Two virtual cores, V C1 and V C2, are
assigned to an OPMS with three physical cores: PC1, PC2, and PC3. The user computation
from V C1 and V C2 are assigned to PC1 and PC2, respectively, while the OS computation from
both the virtual cores are assigned to PC3.
creates a contention for PC3, as it is already executing the OS code from V C1. As a result, the
wait queue V Q3 is populated with an entry for V C2, after saving its register state at PC2.
At a later point, marked with 4, the OS computation from V C1 completes at PC3, triggering
a computation transfer from PC3 to PC1 where the user computation resumes. When PC3 is
vacated, the core logic inspects the VCPU wait queue V Q3, and ﬁnds an entry for V C2. Subse-
quently, it restores the register state of V C2, and resume its OS computation on PC3, and the wait
queue again becomes empty (marked with 5).
This contention overhead is signiﬁcant when CSP is used in a conventional multicore where84
all the cores in the system are exposed to the OS for scheduling threads. Since CSP recognizes
multiple computation phases from the same thread, the number of possible computation phases
exceeds the aggregate on-chip cores substantially, causing a large increase in the contention over-
head. However, OPMS alleviates the contention overhead by provisioning more on-chip cores,
and enabling a much superior ﬂexibility in assigning computation. Chapter 6 will present detailed
quantitative results on the contention overhead, and demonstrate how OPMS dramatically reduces
this overhead in all the benchmarks by using 50% additional cores and application aware core
provisioning, without exceeding the power envelope of the baseline system.
4.6 Related Work
Several recent studies propose to redesign a software application to enforce staged execution, in-
stead of monolithic execution. Such an optimization can signiﬁcantly improve the performance of
server applications, much of which is dominated by memory stall times (with signiﬁcant contribu-
tion from instruction stalls) [3,40]. Many of these proposals aim to achieve similar performance
beneﬁts as CSP via reducing memory stalls through rewriting the software, but CSP obviates the
need for such software modiﬁcations.
One previous work which shares its key motivation with CSP in targeting these stalls is Cohort
Scheduling proposed by Larus and Parkes [65]. They argued that the performance problems of
server workloads stem from the canonical software architecture of server applications, which re-
sults in the execution of non-looping code segments with little instruction and data locality. They
propose a new programming model to identify and group related computations and then subse-
quently schedule them to exploit the similaritybetween successivecomputations. SEDA, proposed
by Welsh, et. al., decomposes an event-drivenserver application into multiplestages and schedules
them on different processors to enable code reuse and modularity while improving performance85
and fairness of the system [117]. Harizopoulos and Ailamaki [42] exploit the recurrence of com-
mon code paths in transaction processing by identifying regions of code that ﬁt in a L1 I-cache,
and frequently context switching among threads to reuse the cache contents. TAP and SAP simply
distinguish between user and OS computation and employ computation transfer to localize these
computations at the hardware level, without speciﬁc information about, or modiﬁcations to, the
software architecture of server applications.
Computation spreading is also quite similar in spirit to LARD [84], which uses locality infor-
mation at a front-end server to distribute web requests among back-end servers. Load balance is
also a major issue with LARD, however it is easier to address because the number of requests is
much greater than the number of servers.
Separating OS computation from the user computation is reminiscent of the CDC 6600, which
had one high performance Central Processing Unit (CPU), and several lower performance, multi-
threaded Peripheral Processors (PPs) [107]. The intent was to run threaded, I/O bound, OS activ-
ities on the PPs, and save the CPU for heavy computation. When technology eventually allowed
an entire processor to ﬁt on one chip, however, the communication costs prohibited executing OS
and user code on separate chips.
There have been many studies of OS behavior, and its interaction with the user code on various
micro-architectural features [2,8,36,67,92,98,108]. The salient points of most of this research are
that 1) many cycles are spent executing operating system code for server applications, 2) OS code
has different behavior than user code, and 3) the OS adversely affects many micro-architectural
structures through capacity and conﬂict interference. The study presented in this dissertation cor-
roborates most of these claims, and it advocates CSP as a potential uniﬁed solution to these inter-
ference problems.
Several recent proposals aim to improve memory value communication in multicore systems.86
Most rely on coherence protocol optimizations and/or alternate cache organizations [14,26,100].
This dissertation proposed an orthogonal technique to achieve similar goals.
Recent proposals also advocate using heterogeneous CMP cores to achieve performance and
power beneﬁts by scheduling the low ILP phases on the slower cores [63]. CSP is a promising
match for such hardware, since different computation fragments (such as user and OS) typically
have different resource requirements.
4.7 Summary
This chapter examined the code reuse characteristics of several multithreaded commercial work-
loads, and showed that most instruction blocks are accessed by many, if not all, on-chip cores.
Such extensive code commonality indicated that different cores went through similar phases of
computation (albeit at different times), and that the canonical model of work distribution led to
inefﬁcient use of the aggregate cache space.
The chapter presented Computation Spreading (CSP), a new model for distributing a thread’s
computation across multiplecores in an OPMS. CSP employs hardware thread migration to spread
dissimilar phases of computation from a thread to multiple CMP cores, while localizing similar
phases of computation from different threads onto a single core. This technique is applied to sep-
arate user computation from the OS computation performed on behalf of the user, and present two
assignment policies for this application: TAP and SAP. TAP separated user and OS computation,
and subsequently assigned them on physical cores, while maintaining a unique mapping between
theOSandusercomputationfromagivenVCPU ontoaparticularcore, respectively. SAPaimedto
further specialize the cores responsible for OS computation, by assigning OS computations based
on system calls, rather than the VCPUs they belong to.
This chapter then presented implementation details, especially focusing mechanisms to ensure87
correct execution during core contentions, which arise due to the selective choice of on-chip cores
for a given computation, enforced by CSP. While conventional multicores can degrade the per-
formance beneﬁt from CSP due to this contention overhead, OPMS dramatically reduces these
overheads, allowing multicores to exploit CSP. Quantitative results for CSP is presented later in
Chapter 6.
Several recent proposals aim to achieve locality enhancement for memory references through
a complete re-write of the software [65,84,117,117], but CSP is the ﬁrst of its kind that exploited
the superior communication in multicore systems to dynamically specialize on-chip cores, and
realized these beneﬁts without requiring any software modiﬁcation.88
Chapter5
Methodology
All theexperimentsin thisdissertationare carried out using afull system, cycle accurate, execution
driven simulator that models multicore systems with 8 and 12 processors. The workloads evalu-
ated consist of server class commercial multithreaded applications running on Solaris 9 Operating
System for SPARC V9 platform. This chapter presents the methodological details used for the
experiments in this dissertation.
The chapter is organized as follows. Section 5.1 presents a detailed description of the work-
loads used in this study, along with their respective conﬁgurations. Section 5.2 presents the de-
tails of the simulation infrastructure used in this dissertation. Section 5.3 describes the micro-
architectural details of the multicores used in this dissertation. Section 5.4 presents the method-
ological details ofthe energy estimationused for thisstudy. Finally, Section 5.5 presents the details
of the OPMS conﬁguration, and the speciﬁc core provisioning employed by the CSP policies.89
5.1 Workloads
Table5.1 describestheworkloadsused in thisdissertation. Otherthan pmake, rest oftheworkloads
represent multithreaded server class applications. The benchmarks are setup for a baseline multi-
core system with eight processing cores (described later in Section 5.3), where the OS schedules
eight concurrent threads from the application. Although the OPMS evaluated in this dissertation
contains 12 on-chip cores, only eight of those core are exposed to the OS, which allows the evalu-
ation to use of the same checkpoint as the baseline even for the OPMS. Only the results in Section
6.6.2 uses a slight modiﬁcation of this general setup, and the differences are described in the next
section.
All the benchmarks are set up on Solaris 9 and initially run for a long duration (up to several
simulated minutes) to warm up the applications and OS disk caches. Subsequently, memory traces
are collected for several simulated seconds. These traces are used to warm up the L2 caches in
respective multicores before the start of the timing runs.
Detailed timing simulations are conducted for a speciﬁc number of workload transactions or a
corresponding measure of application work. For Apache and Zeus, evaluations use 1300 workload
transactions. Since user committed instructions are shown to be a good proxy for actual work
done in these application [119], the rest of the benchmarks are run for 100 million committed user
instructions. Due to the inherent variability from full-system execution [4], all evaluations add a
small random variation to the main memory latency, and run several trials of each benchmark per
experiment. Generally the average results are presented, but appropriate results also show the 95%
conﬁdence interval.90
Apache
The Apache web server version 2.0.48 is used to deliver static ﬁle contents to a number
client threads from Surge [11]. No dynamic processing (e.g., running CGI scripts) is
done at the back end. To reduce the CPU idle time in the benchmark, the clients do
not use any think time. Both the server and clients are running on the same multicore
system modeled.
OLTP
OLTP represents a database back end running online transaction processing queries
modeled after TPC-C. IBM DB-2, which is a commercial back end database engine, is
used as the back end. The database is scaled down from TPC-C speciﬁcation to about
800MB and runs 192 concurrent user threads. To reduce CPU idle time the user threads
are conﬁgured to run without any think time.
pgoltp
pgoltp also runs queries from TPC-C, but uses the PostgreSQL 8.1.3 database [88]
driven by OSDL’s DBT-2 [83]. Unlike IBM’s DB2, PostgreSQL performs I/O through
the OS’s standard interfaces and utilizes the OS’s disk cache.
Zeus
Zeus is a commercial web server, and the clients for Zeus is conﬁgured identical to that
in Apache.
pmake
Parallel compile of PostgreSQL using GNU make with the -j 64 ﬂag using the Sun
Forte Developer 7 C compiler. Unlike the other four workloads representing multi-
threaded server applications, pmake illustrates a multi-programmed workload consist-
ing of multiple processes running in separate virtual address spaces.
Table 5.1: Workloads
5.1.1 Comparing Different System Conﬁgurations
For the purpose of comparison, Section 6.6.2 models a multicore system that use the same OPMS
micro-architecture, but exposes all its 12 core to the OS for scheduling threads. This change in
the system conﬁguration (8-cores versus 12-cores) requires a different workload checkpoints than
the baseline and OPMS. Consequently, comparison between this new scheme with the other two
schemes (baseline and OPMS) must use different workload checkpoints, imposing a signiﬁcant
methodological challenge in architectural simulation.
To mitigate this challenge, this dissertation adopted a best effort methodology, and presents
detailed results on application scaling in Section 6.6.2. There are two key aspects of the strategy91
adoptedhere. First, tobuildnewworkload checkpoints, alltheapplicationsare setupin an identical
manner on a 12-core multicore. The application conﬁgurations, including the number of threads,
and system level parameters (e.g., buffer size speciﬁcations in the database workloads) are kept
unchanged. Second, all experiments that include this 12-core conﬁguration are run 5X longer
than those reported in the previous section, so as to mitigate any transient differences with 8-core
workload checkpoints used in the other multicore systems. In particular, Apache and Zeus are run
for 6500 transactions, while the other benchmarks are run for 500 million user instructions.
5.2 Simulation Infrastructure
The simulation infrastructure is built on top of SIMICS, which provides an interface for building
detailed full-systemsimulationmodelsof computers [72]. SIMICS providesthefunctional compo-
nent of this simulation infrastructure by modeling the impact of instruction executions, both from
the application and the operating system. As a result, system level impacts like interrupts, interfac-
ing with devices are realized in the simulation model through SIMICS. On its own, SIMICS can
boot an unmodiﬁed Solaris operating system, and execute unmodiﬁed commercial applications on
a simulatedmachine modeling a server class platform (e.g., Sun Enterprise 8000 with UltraSPARC
IIIcu processors).
The simulation infrastructure augments this functional component with a timing component,
greatly increasing the range of microarchitectures that can be modeled in sufﬁcient details. The
timing component consists of 82K lines of C++ code, built exclusively in the research group led
by Dr. Gurindar S. Sohi.
The role of this timing component is to impart the timing characteristics of a detailed core
micro-architecture one may wish to model. By interfacing with the functional model provided
by SIMICS, the timing model dictates the precise timing of instruction execution, while SIMICS92
handles the functional aspects of such execution. In addition to the core micro-architecture, the
timing model also builds a detailed model for the cache hierarchy, coherence and consistency
mechanisms required to support multiprocessor execution. To provide cycle accurate latency from
memory references, several aspects of the on-chip cache hierarchy are modeled in great details
including cache bank bandwidth, interconnect latency and resource contention, and main memory
bandwidth.
To gain maximum leverage out of the functional component of SIMICS, the timing component
uses the Micro-architectural Interface (MAI) of SIMICS. MAI interface provides useful informa-
tion from the functional components (e.g., register dependency that aids in the scheduling of in-
structions), whileobviating the need to duplicateimplementationefforts in the timing components.
Using this interface allows seamless integration of register data dependencies and computations,
allowing the timing component to only focus on the timing aspects of execution.
Using the MAI interface also offers methodological advantages in the simulation ﬁdelity over
the timing ﬁrst simulation [73], which completely decouples the timing and functional aspect of
the simulation. Timing ﬁrst simulators build an infrastructure that combines both the timing and
the functional aspects of instruction execution, while the SIMICS interface is used simply to check
the validation of the functional execution, and model system-level impacts. Consequently, the
timing characteristics observed by the system in this simulation methodology is distinct from that
modeled in simulator. MAI interface alleviates this problem by seamlessly combining the timing
and functionalcomponents, therebyallowingthesystemtoobserveidenticaltimingcharacteristics.
Implementations based on the SPARC V9 use an architected TLB where TLB misses are han-
dled in the software. Several workloads evaluated in this dissertation exhibit large memory foot-
print, causing frequent control transfers to the OS for TLB miss handing, and leads to severe
performance degradation, often masking other impediments to performance seen across different93
platforms. To alleviate this problem, the simulation infrastructure models a hardware ﬁlled TLB
by caching a large number of previously seen TLB translations, and saves control transfer to the
OS by supplying them on-demand when TLB misses happen in the regular TLB structures. When
such translations are not present among those seen previously, a regular TLB miss is generated.
5.3 Multicore Systems
The dissertationmodels a multicoresystem with eight or 12 on-chip cores, 2-level cache hierarchy,
and the interconnect to support memory communication between different caches in the system.
Individual processing cores functionally model UltraSPARC IIICu CPUs, but using the timing
component in the simulation infrastructure, their core micro-architecture logically enforces timing
characteristics of an out-of-order superscalar processor. The baseline multicore system contains 8
such processing cores. Various parameters of this core micro-architecture, along with the baseline
multicore is presented in Table 5.2.
Technology Generation: 32nm at 3.00 GHZ and 0.9V
Fetch/issue/commit 4 instructions / cycle
Integer pipeline 12 stages
I-Window & ROB 128 entries, OOO issue
Load & store queues 32 entries each, w/ bypassing
Store buffer 32 entries, processor consistency
YAGS branch pred. 4k choice, 1k except, 6 tag bits
Priv. L1 instr. cache 64kB, 8-way, 2-cycle, coherent
Priv. L1 data cache 64kB, 8-way, 2-cycle, write-back
On-chip shared L2 cache 16MB, 16 banks, 32-way, 60-cycle load to use, pipelined, inclusive
Coherence Protocol Directory based MESI
On-chip interconnect Point-to-point, 25 cycle
Main Memory 255 cycles load-to-use, 40GB/sec
Table 5.2: Baseline processor parameters
The OPMS multicore use a similar multicore system compared to the baseline, with two key94
distinctions: (a) a total of 12 cores are provisionedon the multicoreinstead of 8 in the baseline, and
(b) the shared L2 is reduced to a smaller 12MB. The core micro-architecture remains unchanged
across the baseline and the OPMS.
The evaluation models a point-to-point logical interconnect where each node of the network is
either a processor core or an L2 cache bank of 1MB. In all, there are 24 nodes in the network (ﬁxed
between the two multicore conﬁgurations). In the baseline system, these nodes are occupied by
eight processor cores and 16 banks of the L2 cache. In the OPMS conﬁgurations, consisting of 12
cores, four banks of the L2 cache are removed, and subsequently replaced with cores. Therefore,
the aggregate L2 cache size in the OPMS is reduced to accommodate additional processor cores.
The area overhead from the additional cores and interconnect is compensated by the cache banks
they replace [51]. The evaluation further assumes that the TDP of the chips allows an SAF that can
contain up to eight simultaneously active processing cores.
5.3.1 In-order Core
For a sensitivity analysis, Section 6.6.3 presents experimental results where the multicore systems
consist of in-order cores, instead of the out-of-order cores described in the previous section. The
micro-architectural parameters for this study are given in Table 5.3. The cache and memory hier-
archy parameters remain unchanged, and hence omitted from the table.
Fetch/issue/commit 2 instructions / cycle
Integer pipeline 7 stages
I-Window & ROB 32 entries, in-order issue
Store buffer 8 entries
YAGS branch pred. 4k choice, 1k except, 6 tag bits
Table 5.3: Micro-architectural Parameters of In-order Cores95
5.4 Energy Estimation
To estimate power and energy consumption, multiple tools are integrated in the simulation infras-
tructure described in Section 5.2. Processor core activity and power is largely derived using the
circuit models from Wattch [20]. Thememory hierarchy uses CACTI 4.2 to model dynamicenergy
dissipation and leakage in the caches [105]. Since a large L2 cache can account for a signiﬁcant
amount of the static energy consumption [77], the evaluation assumes that it is implemented with
stacked devices, effectively reducing leakage by 3X, and providing a much more energy efﬁcient
design point, more recently appearing in the current implementations [95].
Leakage is modeled as a temperature dependent fraction of the dynamic power [97]. This
temperature dependence of leakage is derived from SPICE simulation of an inverter for the 32nm
technology node using planar CMOS, combined with the typical leakage contributions in the total
power reported in current implementations [34,94,95]. Temperature dependence is extracted for
every 0.5 C interval between 30C to 115C. Figure 5.1 shows this temperature dependence of the
leakage factor used in this evaluation. Leakage rises more rapidly with temperature, as the sub-
threshold component is exponentially dependent with temperature [118].
5.4.1 Calibrating Wattch
Power modeling tools such as Wattch rely on tracking the cycle-by-cycle access history of various
functionalblocksinacore, andoncertain assumptionsaboutcircuitdesignstyles. Whilesuchtools
are considered reasonable at estimating the power/energy consumption trends, previous studies
indicate their inaccuracy in estimating the absolute power [62,66]. To overcome this drawback,
this dissertation uses a combination of other tools to calibrate the energy consumption reported by
the power model.
First, the combined tool chain derives the total power consumption (both static and dynamic)96
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Figure 5.1: Temperature dependence of leakage power expressed as a fraction of the dynamic
power.
of the major functional blocks of a core when they are operating close to their TDP using HotSpot
[97]. Using the hotﬂoorplan tool (a part of the HotSpot tool set), the ﬂoorplan of a single process-
ing core is obtained. The methodology adopted focuses on a single core because: a) accurate ﬂoor
planning of a chip with eight or more cores is signiﬁcantly complex and requires numerous as-
sumptions about the topological organization of caches, interconnect, cores, I/O controllers and so
forth and (b) the effect of lateral heat diffusion is mostly localized [97], and therefore the temper-
ature of each functional block is primarily dependent on the nearby functional blocks of the same
processing core. Because of this second factor, the methodology based on a single core is still able
to capture the major effects of modeling temperature in the micro-architecture. In the second step
after obtaining the total power, static power component is estimated as a temperature-dependent
fraction of dynamic power using Figure 5.1, subsequently estimating the dynamic power com-
ponent from the total power derived in the previous step. Finally, this dynamic power is used to97
calibrate the dynamic energy consumptionreported by the Wattch-based power module, when run-
ning a high IPC workload at the nominal voltage-frequency. For this evaluation, pmake is used as a
proxy for a high IPC workload. A similar methodology was adopted by Li and Martinez [66], and
an elaboratestudyon powermodel validationthroughthermal sensingalso validatedthesoundness
of this approach [75].
For the timing runs, the infrastructure initializes the temperature of the heat sink, and various
functional blocks of the core, by several iterative runs of 500 ms, until there is little variance
between two successive runs. During the timing runs, the temperature of various functional blocks
is updated every 32K cycles, and the static power component of each block is adjusted based on
its temperature by interpolation from the leakage factors shown in the Figure 5.1. Intermittent
update of the temperature substantially improves the simulation speed, with negligible impact on
preciseness of the micro-architectural impact of temperature [69].
Table 5.4 shows the power consumption of a single core in the baseline multicore across differ-
ent workloads. The table shows the average, maximum and the minimum power consumed during
several 32K cycle intervals. To avoid the startup effects, the initial part of the simulation run is not
considered while calculating these values. The average power consumptions in the on-chip cores
are substantially higher in pmake and pgoltp due to their high IPCs (shown later in Section 6.1.1,
which signiﬁcantly raise the pipeline activity.
Benchmark Average (Watts) Maximum (Watts) Minimum (Watts)
Apache 5.01 8.54 2.53
OLTP 4.92 9.7 2.66
Zeus 5.12 8.52 2.21
pgoltp 6.75 11.95 3.14
pmake 7.35 12.0 3.25
Table 5.4: Core power consumptions in the baseline multicore98
5.5 OPMS Methodology
This section presents the details of methodology adopted for the purpose of OPMS evaluation.
Section 5.5.1 discusses the details of core provisioning adopted in the OPMS schemes. Section
5.5.2 presents additional methodological details on leakage estimation in OPMS.
5.5.1 Core-Provisioning
The OPMS employed by CSP use the same core microarchitecture, but the multicore integrates 12
such processing cores, and a reduced L2. For a given workload, CSP partitions the physical CPUs
into two sets based on the fraction of time that a particular workload spends in OS or user mode. In
this dissertation, the evaluation ignored short-lived register window traps for computation transfer.
Other OS computation (e.g., system calls, page faults, interrupt handling) trigger a computation
transfer, and are carried out in the cores provisioned for OS computation.
Among the ﬁve workloads evaluated in this dissertation, Apache and Zeus spend a majority of
their execution in the OS mode (see Table 4.2). Consequently, CSP provisions 8 physical CPUs to
execute the OS computation. Other benchmarks spend most of their execution in the user mode,
and therefore, 8 PCPUs are provisioned for the user mode. The speciﬁc core assignment varies
across TAP and SAP, and are described in Table 5.5.
5.5.2 Leakage in an OPMS
The OPMS schemes used in this evaluation maintain several cores in an inactive state. However,
each of these cores implement aggressive leakage control techniques when inactive (see Section
3.3.2). Since state transitions happen at a larger timescale (one to two orders of magnitude higher)
than the typical break-even points reported in the sleep transistor designs [86,110] and analytic99
Assignment Policy Benchmark User Computation OS Computation
TAP Apache,
Zeus
4 cores, each core is respon-
sible for user computations
from two VCPUs.
8 cores, each core responsi-
ble for the OS computations
from one VCPU.
OLTP,
pgoltp,
pmake
8 cores, each is core respon-
sible for the user computa-
tion from one VCPU.
4 cores, each core respon-
sible for OS computations
from two VCPUs.
SAP Apache 4 cores, each core is re-
sponsible user computations
from two VCPUs.
8 cores, read, sendﬁle, and
s/w interrupts: 2 cores each,
rest to one core.
OLTP 8 cores, each core is respon-
sible for the user computa-
tion from one VCPU.
4 cores, semsys: 4 cores, rest
to a single core.
Zeus 4 cores, each core is respon-
sible for user computations
from two VCPUs.
8 cores, write, stat, readv: 2
cores, rest to a single core.
pgoltp 8 cores, each core handles
the user computation from
one VCPU.
4 cores, send: 3 cores, recv:
2 cores, rest to a single core.
pmake 8 cores, each core handles
the user computation from
one VCPU.
4 cores, page fault handling:
3 cores, read, s/w interrupts:
2 cores, rest to one core.
Table 5.5: Core provisioning in TAP and SAP
models [30,50], the transition energy is amortized over the duration of the idle period [30]. For
the purpose of this dissertation, the experimental results assume the major functional blocks in
the core expend 2% of their active leakage while inactive. Furthermore, the core’s L1 caches and
predictors are put to drowsy mode when the core is inactive, expending 20% of their active leakage
energy mode [33].100
Chapter6
Evaluation
The goal of this chapter is to understand the performance characteristics of CSP and OPMS, and
quantify their relative strengths and drawbacks compared to the baseline system. This dissertation
focuses on one important class of applications, particularly relevant for multicore architectures:
multithreaded server class applications. Results are presented for four different applications from
this class, while another application (pmake), belonging to a different class, is also presented to
highlight the distinguishing features of the server class workloads.
Several important aspects of OPMS and CSP require detailed quantitativestudy and validation.
First, CSP aims to improve the properties based on the instruction stream, but the extent of this im-
provement plays a key role in its impact on the workload execution time. The speciﬁc application
of CSP that this dissertation targets is unlikely to hamper the data reference locality, based on the
preliminary characterization presented in Chapter 4. However, this chapter takes a more in depth
look at data cache performance, quantifying the impact of both load and store operations.
Unlike the expected improvement in memory reference locality, CSP introduces new overhead
from frequent computation transfers (CT) that are necessary to realize CSP. The runtime overhead
from CT conspires to obviate the beneﬁts from the reduction in memory stalls. However, the101
possibility of superior communication between on-chip processing cores in a multicore system
can dramatically reduce this overhead. This chapter presents quantitative data on the overhead
from CT, including the average latency overhead from a single CT, collective overhead of CT in
the runtime, and the aggregate interconnect bandwidth required for communicating register state
between on-chip cores.
After discussing the overhead from computation transfer, overall runtime performance is pre-
sented. The performance impact of CSP is an outcome of dynamically specializing core micro-
architectures that exploit properties of instruction stream. In addition to the overhead from CT, the
assignment policies evaluated in this dissertation can cause contention on core resources (see Sec-
tion 4.5.2). On the other hand, the OPMS design paradigm offers ﬂexibility in assigning computa-
tion, facilitating schemes like CSP. This chapter quantiﬁes these design trade-offs, and illustrates
their impact on overall execution.
Since achieving energy efﬁciency is a major goal of the OPMS design paradigm, this chapter
shows the results from a detailed study on the energy efﬁciency characteristics of an OPMS, com-
pared to the baseline system. Although an OPMS provisions more cores than the baseline system,
it restricts the core activity at or lower than the baseline multicore. However, the leakage power
from inactive cores may increase the overall power consumption in an OPMS. This chapter quan-
tiﬁes this leakage overhead and compares core utilization, overall power consumption, thermal
characteristics, and energy efﬁciency of the system using the energy-delay product metric.
Finally, this chapter presents several sensitivity analyses to validate and understand the results
in different contexts. While demonstrating the robustness of the quantitative results, this analy-
sis attempts to identify the critical sources of beneﬁt or drawback of an OPMS as compared to
the baseline. For example, the OPMS evaluated in this dissertation employs a different micro-
architecture than the baseline, and use CSP that alters the inherent memory reference patterns102
exercised on this micro-architecture. In the ﬁrst part of this analysis, this chapter separately in-
spects the individual effects of the speciﬁc OPMS micro-architecture employed and CSP, respec-
tively. Comparing resultsfrom theirindividualeffects on the results, allowsto ascertain therelative
contribution from the OPMS design paradigm, CSP, and the particular micro-architecture OPMS
employs. In the second part of this analysis, results using different processor core models (i.e.,
in-order), and different cache sizes are presented.
The chapter organization is summarized as follows. Section 6.1 presents the workload charac-
terization with a detailed look in their memory stalls. Section 6.2 demonstrates the locality impact
of CSP on various caches and branch predictors in the multicore system. Section 6.3 presents the
overhead from Computation Transfer in detail. Overall performance, and the impact of various
design trade-offs is presented next in Section 6.4. Section 6.5 illustrates the power and energy
efﬁciency characteristics of the OPMS. An elaborate sensitivity analysis is presented in Section
6.6, followed by a summary related work for the OPMS design in Section 6.7. Finally, the chapter
concludes with a summary in Section 6.8.
6.1 Workload Characterization
This section presents the performance characteristics of the multi-threaded workloads on the base-
line system. The characterization will be crucial to understand various other performance results
presented later in the chapter.
6.1.1 IPC
Figure 6.1 presents the IPCs of various workloads this dissertation examines. For each workload,
the ﬁgures shows three bars representing the overall IPC, the user code IPC, and the OS code103
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Figure 6.1: IPC Characteristics for the evaluated workloads in the baseline multicore. For each
benchmark, the three bars represent the overall IPC (left), the user code IPC (middle), and the OS
code IPC (right), respectively.
IPC, respectively. The errors bars show the 95% conﬁdence interval in these data set. Across
different workloads, the ﬁgure shows a substantial variation in the overall IPC. pmake achieves the
maximum IPC of 0.95, while Apache achieves the minimum IPC of 0.37 among these workloads.
The ﬁgure also shows a signiﬁcantly lower OS code IPC (i.e., IPC observed during the exe-
cution of OS code), compared to the user code IPC. For example, pmake achieves an IPC of 1.16
when executing its user code, while the OS code can only achieve 0.42. Many factors combine to
restrict the IPC achieved in OS code: serialization instructions [116], large memory stalls [3], and
user code interference [2], among others. The user code also sees a signiﬁcant variation among
different workloads due to the inherent disparity in their computation, as well as the extent of OS104
execution impact (such as cache and predictor interference) on it. The variation in OS code IPC
is much smaller among these workloads: 0.32 in Apache to 0.42 in pmake. This OS code IPC
variation is due to the difference in OS services sought by these workloads, despite running on the
same operating systems software.
For Apache and Zeus, the overall IPC is largely determined by the IPC in OS code, as major
part of their executions are composed of OS code (see Table 4.2). Similarly, pgoltp and pmake
demonstrate much higher overall IPC due to the IPC contribution from their respective user code,
where they spend most of their runtime. OLTP also spends most of its execution in user code, but
achieves signiﬁcantly lower overall IPC, as the user IPC is fairly low in this workload.
The low IPC in these server class workloads is due to signiﬁcant memory stall times, which
results from poor cache performance in these workloads [3]. Server class workloads have sub-
stantially lower temporal and spatial locality in their memory references leading to the poor per-
formances of caches. The next section presents a quantitative analysis of their memory latency
proﬁle.
6.1.2 Memory Latency
Figure 6.2 illustrates the average memory latency observed in various workloads evaluated in this
dissertation. Three bars for each benchmark, from left to right, present the overall average memory
latency from all references, average latency from data references, and the average latency from
instruction references, respectively. Except pmake, all workloads exhibit substantially large delay
in their average memory request times. Zeus and pgoltp show maximum delay of 11.3 and 10.9
cycles, respectively.
The average data reference latency is larger than the average instruction reference latency in all
the workloads. However, for Apache and OLTP, the instruction reference latency is much closer105
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Figure 6.2: Average memory latency for the evaluated workloads in the baseline multicore. From
left to right, the three bars for each benchmark present overall average memory reference latency,
average data reference latency, and the average instruction reference latency, respectively.
to the data reference latency. In contrast, the instruction latency in other three applications is
substantially lower—a behavior typically seen in many other applications (e.g., a vast majority of
the single-threaded SPEC CPU2006 benchmarks [44]).
This large memory latency results in the low IPC seen in these workloads before (see Figure
6.1). However, the comparative results of pgoltp and OLTP shows an apparent anomaly. OLTP
exhibits lower average memory latency than pgoltp, but the IPC of former is less than the latter.
This phenomenoncan beexplained by thecomparing theinstructionand datareference latencies in
these workloads. Although the overall memory latency in OLTP is lower, the instruction reference
latency is much higher in OLTP than pgoltp: 9.37 in OLPT, while only 5.56 in pgoltp. The out-
of-order execution cores modeled in this dissertation can overlap data latencies much better than106
instruction latencies [3,42]. As a result, an increase in instruction latency more severely impedes
overall performance metrics such as IPC, compared to a similar increase in data latency.
Next subsection presents the performance of the cache hierarchy, which explains the source of
the memory latency illustrated in Figure 6.2.
6.1.3 Cache Miss Rates
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Figure 6.3: L1 misses presented as misses per kilo instructions (MPKI). From left to right, the
three bars represent instruction fetch miss, data cache miss from load operations, and data cache
miss from store operation, respectively. Each bar is also broken into two parts showing the miss
component from the user code and the OS code.
Figure 6.3 presents the L1 cache miss components from user and OS code in these workloads.
The ﬁgure shows the number for cache misses for every thousand committed instructions or miss
per kilo instructions (MPKI). Three bars for each benchmark show the instruction cache miss rate,107
thedata cache miss rate from load instructions,and thedata cache miss rate from storeinstructions,
respectively (left to right). Each bar also shows the miss components from OS code and user code,
where a cache miss generated while executing user or OS code is regarded as user miss component
and OS miss component, respectively.
Apache, OLTP, and Zeus exhibit large miss rates at the L1 caches. For all these three bench-
marks, the instruction MPKI is larger than either of the data cache miss rates from load or store
instructions. In fact, the instruction MPKI of Apache and OLTP is larger than the combined miss
rates from load and store operations in the data cache. For example, Apache shows an aggregate
instruction MPKI of 36.1, while the data cache miss rates for loads and stores are 12.7 and 12.4,
respectively. For the other two benchmarks, the miss rates are substantially lower. For example,
pmake has an instruction MPKI of 5.2, while the total data cache MPKI is 4.8. Although, it also
has higher instruction MPKI than the data cache MPKI, at these low absolute values of miss rates,
none of these memory references impose signiﬁcant performance bottlenecks for pmake.
For each of the miss rates reported, the graph also shows the miss component from OS and user
code. For Apache and Zeus, the OS miss component is substantially higher. This is an expected
result, as most of the execution in these workloads are performed in the OS mode. Likewise, the
miss component from the user code is more dominant in OLTP, pgoltp and pmake.
Despite comparable instruction miss latencies reported for Zeus and pgoltp in Figure 6.2, the
instruction MPKI is substantially higher in Zeus than pgoltp in this ﬁgure. Compared to pgoltp,
Zeus generates signiﬁcantly larger number of fetch accesses into the instruction caches due to
more instruction accesses across cache line boundaries. Accesses across cache line boundaries
cannot be satisﬁed by the instruction buffer modeled in this dissertation, and thus appear as fetch
accesses. Subsequently, Zeus observes many more fetch misses, even while executing for an iden-
tical instruction count, resulting in a larger MPKI. Unlike MPKI, the local cache miss rate (i.e.,108
misses/accesses in each cache) is quite similar in these two workloads.
Finally, Figure 6.4 presents the miss rates observed at the shared L2 cache. Similar to the
previous ﬁgure, three bars represent misses from instruction accesses, load accesses and store
accesses, respectively. Instead of separating OS and user miss components, each bar shows the
classiﬁcation based on where a particular miss sources the data from: main memory or another
L1 cache (coherence). The L2 cache see negligible instruction misses, as its large capacity is able
to retain bulk of the dynamic code footprint. Zeus exhibits the worst data miss characteristics,
showing MPKIs of 7.4 and 9.6, from load and store operations, respectively. Relatively larger L2
miss rates in Zeus cause the increased data reference latency seen in Figure 6.2.
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Figure 6.4: L2 misses presented as misses per kilo instructions (MPKI). From left to right, the
three bars represent instruction fetch misses, data cache misses from load operations, and data
cache misses from store operations, respectively. Each bar is also broken into two parts showing
the misses that source data from the main memory and remote L1, respectively.109
6.2 Locality Impact
By improving the locality of references, CSP aims to achieve higher efﬁciency in exploiting in-
structionstream properties, boostingtheperformanceofcaches andbranch predictors. Thissection
presents quantitative data on cache and branch predictor performance of an OPMS that employs
CSP schemes. A major part of this section is devoted to illustratethe impact of memory references,
and its impact on cache performances for both instruction and data. The last part will present re-
sults on the impact on branch predictors.
6.2.1 Instruction Locality
Figure 6.5 shows the LI Instruction cache misses due to instruction references, normalized to
the baseline. The three sets of bars for each benchmark represent the baseline, TAP, and SAP
respectively. Each bar is broken down into two components showing the contribution from the
user code and the OS code, respectively.
L1 instruction misses are reduced for every benchmark using TAP, as it spreads the user and
OS references that are completely independent across different cores. The locality of instruction
references on each core is improved, allowing the corresponding instruction caches to retain pre-
dictive state for a longer duration, and satisfy accesses from the cores. This reduction is greater
than 34% for every benchmark except OLTP, in both the CSP schemes.
Using TAP, the two web servers perform particularly well, achieving a reduction of 38% and
44% in Apache and Zeus, respectively. The relative reduction achieved in the miss component
from user code is substantially more: Apache achieves nearly 2X reduction, while Zeus achieves
more than 3X reduction. The long execution phases in the OS code, typically seen in these two
workloads, evicts a majority of the user code fragments in the caches. Subsequently, when the ex-
ecution returns to user code, a large number of cache misses follow. Thus, separating the relatively110
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Figure 6.5: LI Instruction Miss Comparison. The three bars for each benchmark represent results
for the baseline system, TAP and SAP, respectively (left to right). Each bar is further broken down
to show the miss components from the user code and OS code, respectively.
smaller user code footprint from the OS code dramatically reduces misses from them.
In contrast, other three benchmarks see signiﬁcantly more beneﬁt in their OS miss components.
For example, OLTP sees a reduction of over4X. However, the overall reduction is only 19% as the
user code miss component, which comprise nearly 80% of all the misses, shows only a marginal
reduction. The OS miss reduction is nearly 3X in pgoltp, but the overall miss reduction is also
signiﬁcant (34%). This result is due to a larger miss component of OS code in pgoltp (40%), as
well as more relative reduction from the user misses.
SAP achieves further reduction in instruction misses for Apache and Zeus, although the extent
of additional reduction over TAP is marginal: 4% and 3%, respectively. This lack of further
improvementindicates that the distributionof computation based on system calls is not as effective111
as expected. A more detail discussion on this topic is presented later in Section 6.4.3.
The benchmark pmake shows an unexpected reduction of the user miss component in TAP
compared to SAP. Since both these CSP schemes assign user computation from the VCPUs in an
identical manner, this reduction is unexpected. Unlike other benchmarks, pmake does not exhibit a
steady phase, and the results can vary substantially during its execution depending upon the exact
ﬁles it chose to compile (see Section 5.1 for the detailed description of this benchmark). The
difference in speciﬁc ﬁles compiled during the simulation runs causes substantial alteration in the
code path exercised, changing the reference locality, both for instructions and data. One indication
of this behavior can be derived from the number of page faults and TLB shootdowns seen during
these runs. While SAP and the baseline exhibit fairly comparable statistics for these events, all
the simulation runs for TAP show substantially different statistics for them. Even after running
more than hundred trials, and simulating for 10X longer compared to the other workloads, this
difference persists, causing the discrepancy in results seen here.
A vast majority of the L1 instruction cache misses is serviced from the shared L2, as demon-
strated by the small L2 instruction miss rates in Figure 6.4. This data is omitted due to its lack of
importance in the entire discussion. Instead, this section presents the impact of reducing instruc-
tion reference latency on the performance of the processor core front end, which is responsible for
maintaining a steady ﬂow of instructions. First, a breakdown of the front end stalls is presented to
show the role of instruction misses. Then, the total number of front end stalls are compared.
Figure 6.6showsthecomparisonof front end stallsacross different multicoreconﬁgurations. A
front end can stall fetching instructions due to a variety of reasons: instruction cache miss, lack of
available space in the instruction window, serializing instructions (SYNC), and others. The other
category collectively includes various events such as Load Queue full, Store Queue full, pipeline
exceptions from various traps (e.g., register window trap). The aggregate contribution of the Other112
category is small, and hence no further separation is shown. In this ﬁgure, each bar is normalized
to itself, so as to indicate the relative contributions from the front end bottlenecks.
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Figure 6.6: Front end stall breakdown comparison. The three bars for each benchmark represent
results for the baseline system, TAP and SAP, respectively (left to right). Each bar shows the
relative contribution of several events that lead to stall in the front end. From the bottom, these
are: miss in theL1 Instruction Cache (Fetch Miss), instructionwindow full, serializing instructions
(SYNC), and other events.
The bars for the baseline demonstratesthat instructionmissesare the most dominantbottleneck
in the front end for all these workloads except pgoltp, contributing more than 60% of the front
stalls. For Apache and OLTP, instruction misses contribute 82% of the front end stalls, severely
limiting the IPC achieved in them despite aggressive out-of-order execution cores. For pgoltp, the
lack of space in the instruction window is the most dominant reason for front end stalls. This high
occupancy of instruction window in pgoltp stems from the large data stall component in pgoltp
(see Figure 6.2), where dependent instructions behind a long latency load ﬁlls up the instruction
window.113
In TAP, the proﬁle for front end bottleneck shows substantially lower contribution from in-
struction misses, and higher relative contribution from the rest. For example, in Zeus the relative
contribution from instruction misses drops from 69% in the baseline to 52% in TAP, while the
contribution of instruction window increases from 21% to 29%. SAP lowers the instruction miss
bottleneck further, with a corresponding increase in the contribution from the rest. Except pmake,
the aggregate contribution from the other categories (top most section in each bar) is negligible in
the baseline because of the large instruction miss component. After substantial reduction in front
stalls from instruction misses in TAP and SAP, the other category becomes visible, accounting for
up to 4% of the front end stalls.
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Figure 6.7: Front end stall events comparison. The three bars for each benchmark represent results
for the baseline system, TAP and SAP, respectively (left to right).
Figure 6.7 presents the comparison of the number of front end stalls seen across the baseline114
system, TAP, and SAP, respectively. Results are presented normalized to the baseline system.
Both TAP and SAP shows a substantial reduction in the total number of front end stall events,
demonstrating a superior instruction delivery at the front end. For Apache, TAP and SAP achieves
21% and 20% reduction, respectively. In pgoltp and pmake, much smaller reduction is seen as
this benchmark does not exhibit large instruction stalls. Note that although TAP achieves larger
reduction in pmake, this result is primarily due to the variability in this particular workload, as
explained above (see the discussion on Figure 6.5).
6.2.2 Data Locality
In contrast to the L1 instruction cache, which sees only one type of accesses, L1 data cache ser-
vices two different types of accesses due to load and store instructions, respectively. References
from these instructions trigger different mechanisms in the coherence protocol implemented by
the general purpose multicore systems. Servicing load operations requires a valid copy of the data,
while the store operation can only be serviced after acquiring exclusive permission to modify the
data location. The cost associated in these operations can vary depending on the precise coherence
mechanism triggered. This subsection will present several aspects of data locality for an in-depth
understanding of CSP in multicore designs.
6.2.2.1 Load
Figure 6.8 presents the comparison of L1 data cache misses from load operations. For each bench-
mark, the ﬁgure shows the result for the baseline system (Base), and the two CSP schemes TAP
and SAP, respectively. Each bar in the ﬁgure also shows the miss components from user and OS,
respectively.
TAP achieves lower data cache misses from load operations for two of the benchmarks evalu-115
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Figure 6.8: Normalized L1 Load Miss. From left to right, three bars for each benchmark show
the results for the baseline, TAP and SAP, respectively. Each bar is broken down to show the
contribution from User Code (bottom) and OS code (top), respectively.
ated in this dissertation. In Apache, it achieves a reduction of 12%, while the reduction is smaller
in OLTP (6%). In pgoltp, the L1 load misses are comparable. In Apache, this improvement is a
result of reducing both the user misses and OS misses. The relative reduction in user misses is
more in Apache, unlike the general pattern seen for L1 instruction misses in Figure 6.5. However,
TAP performs poorly in pmake, resulting in a 22% increase in the data cache misses from loads.
Because pmake has lower misses in the baseline, the additional misses caused from OS to user
communication in TAP, leads to a larger relative increase in overall misses. Apart from pmake, the
load misses remain comparable to the baseline system despite frequent computation transfers in
TAP, validating the preliminary results presented to motivate the separation of user and OS code
fragments in the previous chapter (see Section 4.4).116
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Figure 6.9: Breakdown of L2 Load Accesses due to L1 misses. From left to right, three bars
for each benchmark show the results for the baseline, TAP and SAP, respectively. Each bar is
broken down to show the individual fractions of L2 accesses that cause an L2 miss (bottom), L2
hit (middle), and remote L1 access (top).
On the other hand, SAP shows a degradation of data cache performances for loads across all
benchmarks. Apache and Zeus see maximum degradation, observing an overall 28% and 32%
rise in data cache misses, respectively. Both the user component and the OS component observe
increases, but the increase is relatively more in the OS component. By provisioninga given system
call on a particular core, different system calls from a single VCPU are assigned to different cores.
This assignment negatively hurts the data locality, as the kernel often use the same section of
the data memory for a given software thread that is scheduled on a VCPU, even while executing
different system calls [74].
To understand the coherence mechanisms triggered by the L1 data cache misses due to loads,117
Figure 6.9 presents a breakdown of L2 accesses due to L1 load misses. Each bar is broken down
intothreepartstoshowthefractionofL2accessesthatresultsinaL2miss(bottom)andsubsequent
access tothemainmemory,L2 hit(middle), andremoteL1access (top), respectively. Amongthese
three categories, main memory misses are most costly, followed by remote L1 accesses, and L2
hits. For each benchmark, the ﬁgure shows this result for the baseline (left), TAP (middle), and
SAP (right), respectively.
Despite a smaller L2 size (12MB compared to the 16MB in the baseline), TAP shows only
marginal increase in L2 misses. The slight reduction of L2 misses in Apache is counter intuitive.
Because TAP accesses cache blocks differently (e.g., more L2 access is seen for the data locations
shared by user code and OS code), it alters the LRU information maintained within each set.
This alteration in LRU occasionally results in a difference in L2 misses. However, as the ﬁgure
demonstrates, this marginal reduction in main memory access is not an expected pattern across
different workloads.
In all cases, TAP also shows a reduction in L2 hits, accompanied by a corresponding increase
in remote L1 accesses. Remote L1 accesses results in cache-to-cache transfers, and these events
are triggered when one core attempts to read a data location that has been modiﬁed by another
core. Due to an extra hop through the interconnect, misses in this category are more costly (both
in terms of latency and interconnect bandwidth) than the L2 hits.
For SAP, every benchmark sees an increase in remote L1 accesses. The relative increase in
remote L1 accesses is nearly 9X in pmake, which shows little sharing of data among on-chip
cores in the baseline. In Apache and Zeus, this increases are more than 2X and 3X, respectively.
Similarly, there is also an increase in L2 hits, but like TAP, SAP does not show any signiﬁcant rise
in L2 misses that results in the main memory access, despite a smaller L2 cache. The rise in both
L2 hit and remote L1 access is explained by the loss of data locality due to spreading systems calls118
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Figure 6.10: Normalized L1 Store Miss. From left to right, three bars for each benchmark show
the results for the baseline, TAP and SAP, respectively. Each bar is broken down to show the
contribution from user Code (bottom) and OS code (top), respectively.
from the same VCPU across different cores, as explained in Section 6.2.1.
6.2.2.2 Store
Figure 6.10 shows the comparison of data cache misses due to store operations. For each bench-
mark, the ﬁgure shows the results for the baseline (left), TAP (middle), and SAP (right), respec-
tively. Each bar is further broken down to show the contribution from the user code (bottom) and
OS code (top).
Unlike data cache misses from loads, TAP shows an increase in data cache misses from stores
for all the benchmarks. This increase ranges from 4% in Apache to 50% in pmake. SAP exhibits
even worseperformance for thesestores, showingan increase from 29% in OLTP to 92% in pgoltp.119
Apache OLTP Zeus pgoltp pmake
B
r
e
a
k
d
o
w
n
 
o
f
 
L
2
 
S
t
o
r
e
 
A
c
c
e
s
s
e
s
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
Remote L1
L2 Hit
L2 Miss
B
a
s
e
T
A
P
S
A
P
Figure 6.11: Breakdown of L2 Store Accesses due to L1 misses. From left to right, three bars
for each benchmark show the results for the baseline, TAP and SAP, respectively. Each bar is
broken down to show the individual fractions of L2 accesses that cause an L2 miss (bottom), L2
hit (middle), and remote L1 access (top).
To understand the source of large increase in L1 data cache misses from stores, Figure 6.11
shows a similar breakdown for stores, as shown previously for loads in Figure 6.9. Again, similar
to load accesses into L2 from L1 data cache misses, a large increase is seen in store cache to cache
transfers from accessing a remote L1.
To analyze this increase in store cache-to-cache transfers, these misses are classiﬁed into three
categories in Figure 6.12: false communication, explicit communication between OS and user,
and other cache-to-cache transfers. The total height of the bars in Figure 6.12 is the same as
the upper portion of the bars in Figure 6.11 (labeled Remote L1). The ﬁgure classiﬁes an explicit
communicationbetweentheOSandusercodewhentheOSreadsorwritesuserdatastructureswith120
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Figure 6.12: L2 Store Cache-to-Cache Miss Breakdown. Three bars for each benchmark show
the results for the baseline (left), TAP (middle), and SAP (right), respectively. Each bar is further
broken down to show different categories of these transfers. From the bottom there are explicit
OS/user communication, false communication, and other, respectively.
Sparc V9’s AS USER ASIs. As expected, explicit user/OS communication results in negligible
missesforthebaseline, butevenusingTAPand SAPthisexplicitcommunicationis asmallfraction
of store cache-to-cache transfers.
For TAP, more than 80% of the false communication is from the OS making a function call,
saving a register window, and incurring a spill trap that saves a user register set. Since this spill
accesses the user’s stack space, which likely resides in a user core’s cache, it results in a store
cache-to-cache transfer (and later, a load cache-to-cache transfer when the user code incurs a ﬁll
trap for this window). Thus, the spill results in needless back-and-forth movements of register
window state (since computation transfer already moves the register windows to the OS core)121
leading to additional overheads. The additional false communication for SAP compared to TAP
arises from accesses to the OS execution stack (including spill traps) that use the same address
region for a given thread regardless of which system call is executing (no data is actually shared
on the stack among different system calls).
The Other category represents communication that cannot be categorized more speciﬁcally.
Much of it belongs to the inherent program communication, which is local in the canonical model,
but not in TAP and SAP. Though both pgoltp and pmake show a large relative increase in store
cache-to-cache transfers, the baseline misses in this category for these workloads are much smaller
than for the other workloads. Thus, the absolute increase in store cache-to-cache misses, and its
relative impact on average memory stall times, are quite small.
Although the store misses see a large increase in CSP, their impact on performance is lesser
than that of loads in an out-of-order execution with a store buffer. A store buffer allows store
instructions to retire before obtaining coherence permission, while also bypassing the new value to
the dependent loads. Consequently, much of the store latency does not directly impact the pipeline
throughput.
6.2.3 Impact on Average Memory Latency
The reduction in misses, especially for instructions, leads to a reduction in average memory la-
tency. Figure 6.13 shows the improvement in average memory latency achieved through the CSP
schemes. TAP improves the average memory latency in Apache, OLTP and Zeus, shows similar
latency in pgoltp, and degrades the average latency in pmake. Apache and OLTP see an improve-
ment of 12% and 11%, respectively. Both these benchmarks see superior cache performances for
instructions and loads, while marginally degrading stores, resulting in an overall improvement in
average memory latency. On the other hand, large increase in high latency cache-to-cache transfers122
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Figure 6.13: Improvement in Average Memory Latency. From left to right, the three bars for each
benchmark present the baseline system, TAP, and SAP, respectively.
in pgoltp and pmake, results in a worse average memory latency in these benchmarks.
SAP also observes improvement in the average memory latency for Apache and OLTP, both
by 9%. The instruction reference latency in these benchmarks is comparable to that of the data
reference latency (Figure 6.3). Therefore, the large reduction in instruction misses leads to an
improvement in the average memory latency. In other benchmarks, SAP performs poorly for data
cache references, along with a large rise in cache-to-cache transfers. Collectively, these trends
negatively impact the average memory references. Despite a large increase in store misses, the
averagememorylatencyinpgoltpsees amarginaldegradationof3%. Thisresultisduetothemuch
lower baseline store misses in this benchmark, compared to the loads (Figure 6.3), diminishing the
impact of cache performance degradation for stores.123
To understand the relative contributions from instruction and data latencies, Figure 6.14 and
Figure 6.15 show the latency improvements from instruction and data references, respectively.
Both TAP and SAP show dramatic improvements in the instruction latency across several bench-
marks, as expected from the large reduction of instruction misses. For Apache, TAP and SAP
demonstrate improvements of 39% and 58%, respectively. In contrast, data reference latency does
not show any improvement in TAP and SAP across all the benchmarks (except marginal improve-
ment in TAP for OLTP). Although TAP reduces the load misses in Apache and OLTP, the rise in
higher latency cache-to-cache transfers for both load and stores, offset any latency improvements
for data references. However, for TAP, the data latency degradation is less than 5% in all cases,
except pmake. SAP shows much higher degradation, up to 14% in Apache.
6.2.4 Branch Predictors
Apart from caches, another key structure in the processor core that exploits properties of the in-
struction stream is the branch predictor. Branch predictors predict the outcome of a branch by dis-
cerning speciﬁc patterns in the previous outcomes. By spreading dissimilar computations across
multiple CMP cores, CSP avoids destructive interference of multiple instruction streams (OS and
user code) in the branch predictor. Consequently, the branch predictors in the OPMS cores em-
ploying CSP, repeatedly operate on a smaller range of instructions, naturally improving their per-
formance.
Figure 6.16 shows the baseline branch mis-prediction rates (percent) from the YAGS predictor
used in this dissertation. Three bars for each benchmark show the results for the overall miss
rate (left), the miss rate from the user code (middle), and the miss rate from the OS code (right),
respectively.
Similar to the variation in IPC seen across these workloads, the ﬁgure demonstrates a substan-124
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Figure 6.14: Improvement in instruction reference latency. From left to right, the three bars for
each benchmark present the baseline system, TAP, and SAP, respectively.
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Figure 6.15: Improvement in data reference latency. From left to right, the three bars for each
benchmark present the baseline system, TAP, and SAP, respectively.125
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tial range in the branch mispredictions. OLTP exhibits the highest mis-prediction rate of nearly
6%, while pgoltp shows the lowest rate of 2.7%. However, unlike IPC that shows worse behavior
for OS code, the branch mis-prediction rates are lower in OS code than the user code in several
benchmarks. For example, the user code in Apache sees a misprediction rate of 5.9%, while that in
the OS code is 4.9%. In Apache, the larger miss rate for user code is primarily due to destructive
interference from the OS code, where the benchmark spends most of its time. But in OLTP, the
higher miss rate in the user code is from the inherent nature of its control ﬂow, since most of its
time is spent in the user computation. For pmake and pgoltp, the branch mis-prediction rates in OS
code is more, due to the much shorter phases of OS computations, and the interferences from the
relatively longer user computation phases.
Benchmark TAP SAP
Overall OS User Overall OS User
Apache 29.7% 23.27% 38.47% 24.78% 15.50% 38.67%
OLTP 15.37% 87.10% 7.65% 15.45% 89.11% 7.06%
Zeus 12.64% 5.85% 44.36% 8.09% 0.86% 44.06%
pgoltp 10.53% 24.89% 5.93% 7.53% 16.58% 4.39%
pmake 2.52% 22.92% 0.74% 2.16% 10.23% 1.42%
Table 6.1: Percentage Improvements in YAGS Mis-prediction Rates
Table 6.1 presents the improvements in the YAGS mis-prediction rates achieved through CSP
policies on an OPMS. The table presents the overall improvement (in percent), as well as improve-
ments from the user code and OS code, exclusively.
TAP performs well across several benchmarks, except pmake. In Apache, TAP is able to
improve the overall mis-prediction rate by 29.7%, while OLTP shows a 15.37% improvement.
The improvement in Apache is derived from signiﬁcant improvements in both user code and OS
code. However, in OLTP, this improvement is primarily derived from the OS code, where TAP
shows 87.10% improvement. Due to the destructive interference from the large user code footprint127
in OLTP, the branch mis-prediction goes up in the OS code for OLTP. By separating user code
and OS code execution, TAP avoids this destructive interference, dramatically improving mis-
prediction rate in the OS. TAP is less effective for the user code in OLTP, as well as pgoltp.
SAP shows comparable improvements in the branch mis-predictions rates, achieving 24.8%
and 15.53% in Apache and OLTP, respectively. However, the improvements for the OS code are
lowerthan that in TAP, for several cases. WhileTAP achieves 23.27% improvementin the OS code
for Apache, SAP shows only 15.5%, bringing down the overall improvement rates in SAP. This
result is somewhat counter-intuitive since SAP achieves better improvement of instruction misses,
indicating more localized instruction references (see Figure 6.5).
By concentrating particular system calls on particular cores, SAP multiplexes the execution of
the same system call from multiple threads. However, the code path exercised in a system call
can vary depending on data structures it operates on. For example, read system call on a network
socket can take different code path than when invoked on a regular ﬁle descriptor. While repeated
executionsfrom the same code region in a speciﬁc system call allow SAP to improvethe locality in
the instruction caches, computations from the same system call with different arguments, invoked
by multiple threads, lead execution through different code paths within the same region. This
repeated difference in the branches from the same region increases the aliasing problem in the
branch predictor, and causes higher mis-predictions, compared to TAP.
6.3 Computation Transfer Overhead
This section presents quantitative data on the computation transfer overhead — one of the major
implementation challenges for realizing CSP like schemes in an OPMS. The overhead comes from
two major components: latency and bandwidth. Saving the thread register state and restoring
the state requires multiple store and load operations, and similar to other memory references they128
incur latency overhead. The bandwidth overhead is primarily a result of interconnect messages
required for communicating the register state among on-chip cores. Other data references that
occurbecauseofresumingcomputationonadifferentcorethanwherethecomputationwaspaused,
appear among rest of the messages. Because these communications through the interconnect are
implicit, they are harder to identify. Therefore, only the bandwidth overhead from the explicit
communication of thread state is illustrated in this section.
6.3.1 Latency
Figure 6.17 presents the computation transfer overhead seen in TAP. The two bars in each bench-
mark show the latency to save the register state (left), and the latency to restore the register state
in the remote core (right). The result for the other CSP scheme SAP is identical to TAP, and hence
omitted.
Saving the thread state involves a sequence of store operations that saves the register state in
a pre-determined memory location (nearly 2.2KB, as discussed in Section 3.3.1). However, many
of these locations are already cached in the L1 data caches, because these locations were accessed
when the computation resumed on the current core. Due to frequent CT events, much of this state
remains in the cache, and therefore saving state becomes mostly a local cache operation, reducing
the latency observed. Across different benchmarks, the latency for saving state is similar, showing
slight variation: 73 cycles in Apache and Zeus to 79 cycles in pgoltp. Since the computation
phases in pmake and pgoltp are longer, the average latency in saving state is increased due to the
occasional eviction of cache blocks maintaining thread state from the L1 caches.
Restoring state involves a sequence of load operations to access the memory locations contain-
ing the register state of a particular VCPU. This thread state was previously saved in a different
core, and therefore resides in a remote L1 data cache. Consequently, restore operation requires129
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Figure 6.17: Average Latency Overhead of Computation Transfer (in cycles). Two bars for each
benchmark illustrates the overhead in saving the thread state (left), and restoring the thread state
(right), respectively.
several cache-to-cache transfers, increasing the latency seen for this operation. The latency seen
is again similar across different benchmarks, as there is no difference in the basic mechanisms
across different workloads. The average latency ranges from 176 cycles in pmake to 184 cycles in
Apache.
While not negligible, this latency overhead from CT is quite modest in the multicore, even
by utilizing a standard cache coherence and on-chip interconnect. The key reason behind this
modestoverheadstemsfromthesuperiorbandwidthofon-chipcommunication. Althougheach CT
requires communication of a signiﬁcant volume of thread state, the entire communication is easily
pipelined, either in the local cache or through the on-chip interconnect, dramatically reducing the
end-to-end latency of the entire operation.130
A special purpose interconnect that supports communication between on-chip cores without
going through the caches can further reduce this computation transfer (e.g., using a scalar operand
network [106]). However, the overall CT latency in the runtime is less than 2% in all cases (dis-
cussed later in Section 6.4.1), and even completely eliminating this latency is unlikely to make a
qualitative difference in the results presented in the rest of this chapter.
6.3.2 On-chip Interconnect Bandwidth
Cache-to-cache messages, as well as access intotheshared L2 consumeon-chip interconnectband-
width. While improving the efﬁciency of resources that exploit instruction stream properties, CSP
schemes also incur additional costs in the interconnect bandwidth. An important design consid-
eration is to quantitatively estimate the relative savings of the L2 access (by reducing L1 misses)
against the overhead of computation transfer.
Figure 6.18 shows the comparison of interconnect bandwidth consumption between the base-
line system and the two CSP schemes. For each benchmark, three bars show the result for the
baseline (left), TAP (middle), and SAP (right), respectively. Each bar is further broken down to
show: (a) address messages (requests or responses that do not include data), (b) data messages
(data responses and write-backs), (c) bandwidth overhead from address messages due to CT, and
(d) bandwidth overhead from data messages due to CT.
Despite an increase in L1 store misses for most benchmarks, overall L1 misses (which include
both instruction and data) decrease for all the server workloads when using both TAP and SAP.
This results in a noticeable improvement in the on-chip interconnect trafﬁc and bandwidth used by
these workloads. Except pgoltp, all benchmarks show an improvement in aggregate interconnect
bandwidth usage when employing TAP. This improvement is achieved even after accounting for
the bandwidth overhead from CT messages. Apache sees an improvement of 13%, while OLTP131
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Figure 6.18: Interconnect Bandwidth Relative to Baseline
and Zeus both observe an 8% improvement. The total bandwidth overhead from CT messages in
TAP varies from 15% in pgoltp to 8% in OLTP. In contrast, SAP shows an overall degradation in
the bandwidth consumption, while exhibiting marginal improvement for Apache and OLTP. The
additional load and store misses in SAP are the primary reasons behind this degradation.
6.4 Performance Impact
This section shows the overall performance impact of the two CSP schemes. Furthermore, it
analyzes the two major design trade-offs in CSP (latency overhead from CT and core contention),
and their impact on performance. To validate the CSP implementations, this section also revisits
the code commonality characteristics (see Figure 4.1), and illustrates the outcome of this property132
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Figure 6.19: Speedup from CSP Techniques. For each benchmark, three bars show the result for
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6.4.1 Overall Speedup
The improvement in memory latency and branch prediction accuracy seen in Section 6.2 is likely
to give speedups for the CSP schemes. But, the overhead from computation transfer is expected to
diminish some of the runtime beneﬁts. Therefore, it is instructive to inspect the overall speedups
obtained through CSP.
Figure 6.19 shows the speedup achieved using the two CSP techniques. For each benchmark,133
the ﬁgure shows the result for the baseline (left), TAP (middle), SAP (right), respectively. The run-
timeoverhead of CT latency, measured by the timetaken to saveand restore registerstate, is shown
as a percentage of the runtime in TAP and SAP. The cost of incurring additional cache misses for
other data, purely due to CT, is modeled, but not included in this label. Even after including this
runtime overhead, CSP yields signiﬁcant improvements in the average memory response latency
and branch misprediction rates for all the benchmarks except pmake, directly impacting the run-
time of these workloads.
TAP showed dramatic improvement in the instruction locality, reducing the L1 instruction
misses by 38% and 44% in Apache and Zeus, respectiely. As a result, TAP achieves maximum
speedup in these two workloads, both achieving 10% speedup. Due to the large instruction stall
component in OLTP, even smaller reduction of instruction misses results in a modest speedup of
7%. Speedups achieved by TAP in the other two benchmarks are smaller: 4% in pgoltp, and 5% in
pmake, respectively.
SAP performs best for OLTP, achieving 6% speedup, but the speedups achieved in SAP is
lower than TAP for all benchmarks. The relative degradation in data locality for SAP, combined
with only marginal beneﬁts in instruction locality over TAP, leads to its poor performance.
Unlike Apache and Zeus, pgoltp shows lesser beneﬁt from CSP, as the performance of this
workload is dominated by large data stalls. The latency in data references frequently cause stall in
the front end as the instruction window ﬁlls up with dependent instructions of a long latency load
(see Figure 6.6). Since CSP shows no beneﬁt in reducing these data stalls, the overall impact of
performance from instruction stall reduction does not make a noticeable impact.
Due to the superior communication bandwidth and latency between on-chip cores, the runtime
overhead from CT is small. Across TAP and SAP these overheads are similar and comparable,
since both these schemes triggers CT during the change of execution mode (i.e., OS to user and134
userto OS). Amongall workloads, theoverheadis highestinApache: 1.9%in TAPand 2% inSAP.
Zeus also show comparable overhead of 1.8% and 1.9%, respecitviely. Both these benchmarks
make more frequent transitions of the computation mode, leading to an increase in CT events and
their associated overhead. CT events are triggered, on average, every 5K instructions in Apache
(most frequent), and every 20K instructions in pmake (most infrequent). Due to the infrequent
transitions in pmake, it exhibits minimum overhead of 0.9% among these benchmarks.
The performance of pmake, the only non-server workload evaluated in this dissertation, is
less impressive. However, this result is expected, and two key factors contribute to this result.
First, pmake shows the least amount of code sharing, especially among user code. Consequently,
collocating user computation leads to only marginal improvement in instruction locality (Figure
6.5). Second, the component of data communication between user and OS is substantially more
in pmake than other applications (relative contribution of C in Figure 4.3(b)). Since OS-to-user
communication usually happens within a short interval, it typically leads to local L1 hits in the
baseline, while causing cache-to-cache transfers in TAP and SAP. Moreover, especially for pmake,
TAP and SAP only save a subset of misses in the other categories, leading to additional data misses
overall.
6.4.2 Contention Overhead
In addition to the latency overhead from CT, the core contention in CSP also negatively impact the
overall runtime (see Section 4.5.2). Figure 6.20 shows the directly measurable overhead from this
core contention in the two CSP schemes. This contention overhead is measured by the average
fraction of the time each VCPU is paused. While executing the CSP schemes, the occasional core
contention necessitates pausing the computation from VCPUs. Depending on the runtime conﬁgu-
ration and the dynamic execution pattern, different VCPUs are paused at different times. For each135
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Figure 6.20: Runtime overhead from contention. Three bars for each benchmark shows the result
for the baseline (left), TAP (middle), and SAP (right), respectively. Each bar is further broken
down to show the fraction of the runtime spent in active computation (bottom), and the fraction
wasted due to the contention overhead (top), respectively.
VCPU, the ﬁgure shows the average fraction of the runtime spent in the active computation (bot-
tom), and the fractional time wasted due to contention (top), respectively. All the VCPUs in the
baseline system are always in the active computation mode, and do not experience any contention.
Across different workloads, thecontentionoverheadis modestinTAP. Apache showsthemaxi-
mumoverheadof7.4%, whileOLTPshowstheminimum2.4%overhead. Thesourceofcontention
is different for these two benchmarks. In Apache, only user computations create core contention,
as there are only four cores provisioned for user computation from eight VCPUs (see Section
5.5.1). Since the number of cores provisioned for OS computation matches the total number of
such fragments (eight), OS computation does not create contention in Apache. The provisioning136
is opposite in OLTP, and therefore the OS computations lead to contention in this benchmark.
Compared to TAP, SAP shows more contention in the OS intensive workloads Apache and
Zeus, which manifests as a larger increase in execution cycles (by 12% in Apache). The increase in
contentionisbecauseofmorerestrictioninassigningOScomputationinSAP. Speciﬁcsystemcalls
are assigned to speciﬁc cores, although commonly executed system calls are allowed to execute on
more than one cores. Despite such an assignment, concurrent execution of a particular system call
is limited in SAP. TAP places no such restrictions, and for Apache and Zeus, it allows concurrent
execution of OS computation from all the VCPUs. On the other hand, the contention in pmake is
substantially lower in SAP than TAP. SAP shows an overhead of only 2%, while TAP shows an
overheadofnearly5%. HeretheassignmentpolicyinSAPreducescontentionbecauseitallowsOS
computation from two VCPUs, executing two different system calls, to proceed simultaneously.
However, in TAP if OS computations from these two VCPUs are mapped to the same core, they
must execute sequentially, leading to the higher contention overhead.
6.4.3 Code Reuse With TAP/SAP
Figure 6.21 again presents the code commonality characteristics for the baseline, this time along-
side the two CSP schemes. The Common portion from Figure 4.1 is further broken down into 2-4
cores and more than 4 cores. In every case the Universal section virtually disappears for TAP and
SAP (as expected). There is a signiﬁcant increase in the fraction of code used only up to 4 cores in
TAP/SAP, compared to the baseline.
Though one expects a more prominent increase in the codes accessed exclusively or among
only 2-3 cores in SAP (as described in Section 5.5.1, SAP provisions many common system calls
to two cores, a few to three cores), especially for the two web-servers, the results in Figure 6.21
indicate otherwise. This is mainly because using system call numbers alone is not sufﬁcient for137
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Figure 6.21: Code Reuse with TAP/SAP. Each bar is broken down to show different degrees of
reuse. From top to bottom these are: Universal, more than 4 cores, 2-4 cores and Exclusive,
respectively.
identifying similar and dissimilar computation fragments (or code paths). For example, consider
two instances of the read() system call. If they are invoked with different types of ﬁle descriptors
(e.g., a network socket and a regular ﬁle), then they are likely to execute substantially different
code, though they are executed in the same core in SAP. Likewise, a read() and write() to the same
typeof ﬁle descriptoris likely to access similarcode and data. To fully exploitthepotential of CSP,
the system requires better techniques to distinguish different computation fragments. Identifying
and evaluating such techniques justify a separate and new body of independent research, and left
as a possible future work stemming from this dissertation.138
6.5 Energy Efﬁciency
Improving energy efﬁciency is one of the major goals of an OPMS system. Server applications
demand increasing energy efﬁciency, but unlike many other domain of applications, these appli-
cations are not willing to compromise on performance [31]. Therefore, energy efﬁciency of the
system must improve, while simultaneously improving the execution time or throughput in these
applications. The previous section demonstrated the improvement in the execution time using an
OPMS. This section will now focus on the impact of energy efﬁciency of this OPMS in the context
of the multithreaded applications evaluated in this dissertation.
The section is organized as follows. Section 6.5.1 presents the utilization of on-chip cores, to
demonstrate how the OPMS maintains the same Simultaneously Active Fraction of the baseline
system, while enhancing the performance. Section 6.5.2 shows the total energy expended in the
on-chip cores, and the contribution from both dynamic and leakage energy. Section 6.5.4 presents
the thermal characteristics of the on-chip cores. Next, Section 6.5.6 discusses the energy expended
in the on-chip caches. Finally, the overall energy efﬁciency of the system is presented in Section
6.5.7. This dissertation uses the energy-delay product as the metric of energy efﬁciency, which
estimates the energy efﬁciency of the system by calculating the product of the execution time
(delay), and the overall energy expended during this execution in the system.
6.5.1 Core Utilization
OPMS provisions more processing cores than the baseline system, but the number of simulta-
neously active cores never exceeds that in the baseline (eight). Moreover, both the assignment
policies from CSP selectively assign computation on the on-chip cores, further reducing the simul-
taneously active cores. Figure 6.22 presents the average number of on-chip cores utilized by TAP
and SAP. The baseline system, which always utilizes the available eight cores is also shown in the139
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Figure 6.22: Comparison of the average number of on-chip cores engaged in active computation.
For each benchmark, three bars showthe result for the baseline system, TAP and SAP, respectively.
ﬁgure. This core utilization has signiﬁcant impact on several results presented later, and is critical
to understand the design trade-offs of the OPMS design paradigm.
Across all benchmarks, the average number of on-chip cores engaged in computation is less
than the baseline in TAP and SAP. This reduction in the simultaneous core activity saves sub-
stantial power, since the inactive cores beneﬁt from leakage tolerant techniques that dramatically
reduce their static power (within 1-2% of the static power in an active core as discussed in Section
3.3.2). Compared to the power consumption of an active core, which includes both its dynamic
and static power, the power consumption from an inactive core is negligible. Therefore, even a
partial reduction in the average number of active cores, allows multiple inactive cores to subsist in140
an OPMS, while remaining within the TDP of the baseline system.
TAP achieves more reduction in the OS intensive workloads: Apache and Zeus. In Apache,
the average number of active cores in TAP is 7.3, while that in Zeus is 7.5. In these benchmarks,
this reduction is a result of occasional contention on user cores. For example, when more than four
VCPUs attempt to execute their respective user computations, some of them are paused, resulting
in active computations in four user cores, and few OS cores (the number of active OS cores is less
than four). Collectively, less than eight cores are employed in this scenario. Likewise, the average
number of cores employed while executing pmake is 7.61 due to the contention in the OS cores.
The reduction in core activity is more in SAP for the OS intensive workloads due to additional
restrictions placed on assigning OS computation on the on-chip cores. SAP employs averages of
7.0 and 7.4 cores for active computation, while executing Apache and Zeus, respectively. On the
other hand, pmake in SAP exhibit more core activity than TAP. Much of these results for average
active cores is expected from the extent of contention overhead described previously (see Section
6.4.2). Higher the contention, lower the average active cores, while lower contention increases the
average active cores.
6.5.2 Core Energy
The improvement in runtime and compute efﬁciency through superior instruction throughput and
branch prediction is expected to improve the energy expenditure from the core logic in an OPMS.
Figure 6.23 presents this aggregate energy expended in all the on chip cores. Three bars for each
benchmark show the total energy expended on the on-chip core logic for the baseline (left), TAP
(middle), and SAP (right), respectively. The energy componentshownin this ﬁgureincludes all the
on-chip processing cores, but do not includethe privatecaches in thecores. Each bar is also broken
down to show the relative contribution from dynamic energy and static energy from leakage.141
The relative contribution of the static energy varies across these workloads. For example, in
Apache static energy contributes 34% of the overall core logic energy, while in pmake it only
contributes 20%. Due to the lower IPC in Apache (see Figure 6.1), a substantial fraction of the
pipeline logic circuits spend the execution time waiting for memory references to satisfy. During
this wait period, aggressive clock gating saves much of the dynamic energy, thereby increasing the
relative contribution of the static energy. In contrast, the high IPC in pmake keeps the pipeline
logic busy in computation, and therefore it exhibits lower contribution from the static energy.
TAP reduces the total energy from the core logic in all the applications. In Apache, this reduc-
tion is 10%, while Zeus see a reduction of 5%. Bulk of this energy savings in TAP is derived from
the static energy component, although Apache and Zeus show marginal savings in the dynamic
energy due to the superior branch predictor performance. The saving in static energy in TAP is
counter-intuitive, as by employing more processing cores, the leakage was expected to rise due to
its dependence on area [22].
However, three key reasons play important roles in this static energy savings: (a) runtime
reduction, (b) reduction in core utilization, and (c) temperature reduction. The static energy is
directly proportional to the runtime, and hence improvement in the runtime leads to savings of the
static energy. Furthermore, although TAP employs more core logic area, the total core logic area
in active computation mode is less than that in the baseline multicore due to the reduction in the
average core utilization (see Figure 6.22). Bulk of the leakage is saved from the cores that are
not engaged in active computation using the MTCMOS technology as discussed in Section 3.3.2.
Apache sees maximum beneﬁt in static energy savings for TAP, since both the runtime reduction
and the reduction in core utilization is highest in this benchmark among the rest.
Leakage has an exponential dependence with the temperature [93]. Similar to the recent trend
inpowerestimationmethodology[66], thisdissertationmodelsleakageasatemperaturedependent142
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Figure 6.23: Comparison of Energy Expenditure in the Core Logic. For each benchmark, three
bars show the result for the baseline system, TAP and SAP, respectively. Each bar is broken down
to show the dynamic (bottom) and static energy (top) components
fraction of the dynamicpower (see Section 5.4 for details). The reduction in temperature in various
core logic components (presented later in Section 6.5.4), combines with other factors discussed
above, to save the static energy.
The beneﬁt in SAP is less than that of TAP in all cases. Despite a greater reduction in core
utilization in SAP, the improvement in runtime is lower in SAP, which increases the static energy
component.
6.5.3 Inactive Periods
The effectiveness of the MTCMOS technique to control leakage from the on-chip cores, as demon-
strated in Figure 6.23, is an outcome of the length of the inactive periods seen in the OPMS cores.143
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Figure 6.24: Average inactive period length in cycles. For each benchmark, two bars show the
result for TAP and SAP, respectively.
Figure 6.24 shows the average length of inactivity seen in the OPMS cores across several work-
loads. These average periods are one to two orders of magnitude higher than the breakeven points
reported in MTCMOS designs (10-100 cycles as discussed in Section 3.3.2), allowing this tech-
nique to be highly effective for reducing leakage in an OPMS. The periods are higher in pmake
due to comparatively longer user phases and infrequent mode changes. SAP shows longer inactive
periods, as the activity in OS cores are typically not uniformly distributed as compared to TAP.
6.5.4 Thermal Characteristics
Both the CSP schemes on OPMS achieves a reduction in aggregate energy expended in the core
logic. However, since this reduction is achieved even while exploiting more processing cores, each144
processing core sees a much larger reduction in the energy expended, compared to the baseline
core—more than that could be achieved by simply employing additional cores for the same work.
Furthermore, due to the speciﬁc assignment policies, both the CSP schemes avoid continuous use
of processing cores. Together, the average energy reduction and intermittent use for computation,
lead to a decline in temperatures seen in the core hotspots, improving the thermal characteristics
of the multicore system. This reduction is primarily derived from the large reduction of per-core
energy from using 12 cores instead of eight in the baseline, and partially due to the additional
reduction from the improvement in the aggregate core energy. However, as the energy expenditure
and temperature of a micro-architecture is closely coupled with non-linear dependence [97], it is
impossible to accurately estimate the relative contributions in temperature reduction from these
two modes of per-core energy reduction.
Figure 6.25 shows the thermal proﬁle of two important hotspots in the processing cores: the
instruction window and the register ﬁle [75]. For each of these structures, the ﬁgure shows the
steady-state temperature in each benchmark for the baseline system (left), TAP (middle), and SAP
(right), respectively. These steady state temperatures are obtained by collecting the power trace
from the timing runs, and then simulating substantially longer runs to amortize the effect of tran-
sient temperatures [97]. See Section 5.4 for more details. The results represent the average across
all the cores in the system.
Among all the micro-architecture components, these two blocks show the maximum temper-
ature in the multicore system modeled in this dissertation. The baseline exhibits higher temper-
ature in pmake and pgoltp due to the corresponding higher IPC and pipeline utilization in these
benchmarks. Higher utilization cause a corresponding higher power consumption, increasing the
temperature of critical blocks in these two benchmarks.
TAP achieves modest reduction in temperatures in both instruction window and the register145
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Figure 6.25: Comparison of Thermal Characteristics. Two sets of bar for all the benchmarks
present the results for the Instruction Window (left), and Register File (right). For each benchmark
within a given set, the three bars represent the baseline (left), TAP (middle), and SAP(right).
ﬁle. For pmake and pgoltp, which show highest utilization of the micro-architecture components,
diminishing the heat load in each core reduces temperature most. In contrast, Apache, OLTP,
and Zeus achieves smaller reduction since heat load on processing cores are less intense in the
baseline for them. In Apache, TAP reduces the average temperature of the instruction window and
the register ﬁle by 9 degrees and 6 degrees, respectively. On the other hand, pmake achieves a
reduction of 12 and 8 degrees, respectively. The reduction in temperature for SAP is higher than
TAP in several cases due to the lower core utilization in SAP.146
6.5.5 Comparison of di/dt
While the intermittent use of processing cores improves their thermal characteristics, it can poten-
tially introduce voltage ﬂuctuations in the power supply network due to the variation in transient
load orcurrent (seeSection 3.3.3). However,unlikeuniprocessors, severalon-chip cores contribute
their respective current load on the power supply network. Consequently, the transient effects of
disabling/enabling one core in the system is relatively smaller in the multicore system. Moreover,
the baseline system also experience substantial current transients due to clock-gating and occa-
sional burst in activity [61]. Therefore, it is imperative to inspect the transient effects in an OPMS,
relative to the baseline.
As noneof theexperimentspresented thusfar vary thevoltagesupply,thecurrent transientscan
be estimated by observing the variations in the overall chip power drawn [89]. Current variations
occur at all time granularities, but its variation at the resonance frequency is critical for voltage
ﬂuctuations [61,89]. Table 6.2 presents the comparison of current variation between all possible
consecutive windows of 64 cycles. Results for other time-periods were also observed, but they do
not show any signiﬁcant deviation.
Benchmark Average Current Variation Maximum Current Variation
TAP SAP TAP SAP
Apache 4.75% 2.58% 4.67% -1.57%
OLTP 4.75% -0.77% 5.79% 2.75%
Zeus 6.81% 9.97% 5.54% 1.43%
pgoltp 0.73% -1.52% 0.55% 1.02%
pmake 1.83% 2.72% 1.43% 1.73%
Table 6.2: Increase in Current Variations (lower is better).
The table shows the percentage increase in the average current variation during the simulation
run, and the worst case variation seen between any two consecutive windows. Results are shown147
forTAP and SAP, relativeto thebaseline. TheOPMSschemes showrisein thecurrent variationfor
mostbenchmarks, butvariationsremainwithin10%ofthebaselinesystem. Bothpgoltpandpmake
show substantially smaller rise in current variations, as computation transfers—the main cause of
current transients in OPMS relative to the baseline—are less frequent in these two benchmarks.
There are several techniques that can deal with load transients in a multicore system. To allow
per-core voltage-frequency control, many modern systems are incorporating on-chip voltage reg-
ulators that are effective in neutralizing small but frequent current transients [61]. Other solutions
also exist that can increase the effectiveness of decoupling capacitance by actively increasing the
voltage across capacitance terminals [43]. A combination of these solutions are likely to mitigate
the challenge of the increased di/dt in an OPMS.
6.5.6 Cache Energy
The OPMS design introduces several trade-offs in the cache energy consumption. Compared to
the baseline, OPMS schemes have a larger number of L1 caches. Unlike the core logic, where state
retention is unnecessary, caches and branch predictors must retain their state in the inactive state.
Consequently, they continue to leak in the drowsy mode (albeit at a lower rate). However, less
leakage from a smaller L2 cache helps compensate the additional leakage. Furthermore, OPMS
is likely to give some improvement in dynamic energy by reducing L2 accesses, while improving
leakage energy through improved runtime. These trade-offs are now investigated with quantitative
data.
Figure 6.26 shows the comparison of energy expended in the cache hierarchy. Again, the three
bars show results for the baseline, TAP, and SAP, respectively. Each bar is further broken down
into ﬁve parts: from the bottom these are L1 instruction cache, L1 data cache, L2 dynamic energy,
L2 static energy, and the energy overhead due to CT, respectively.148
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Figure 6.26: Cache Energy Comparison
TAP shows improvement in the total energy expended in the on-chip caches, even after ac-
counting for the additional energy for caches accesses during CT events. In Apache, TAP achieves
a substantial 20% improvement, while pmake shows a modest 8% improvement. SAP exhibits
slightly lower improvements: Apache achieving 16% improvement, while pmake achieving 9%
improvement. A major portion of this overall improvement is derived from the savings in the L2
caches.
Across all benchmarks, TAP shows modest improvements in L1 energy by balancing the extra
leakage mainly by improvements in runtime, and partially by lower core utilization, which allows
more than four cores to enable drowsy mode in their caches. Furthermore, in several cases, the dy-
namicenergy is also improveddue to lowermisses, and reduced branch mis-speculations,resulting
in fewer accesses.
In contrast, L2 energy shows signiﬁcant savings in both the CSP conﬁgurations. L2 caches are149
smaller in an OPMS, thereby saving leakage energy, and this savings is enhanced further by the
improvement in the runtime. However, the bulk of the overall energy saving comes from reduc-
ing the dynamic energy through lesser accesses into the L2 cache. By enhancing the locality of
references, CSP avoids destructive interference between the OS and the user computation modes,
especially for instructions, resulting in better use of the private L1 caches, and substantially lower
access into L2. Apache, for example, observes 35% and 32% reduction in L2 energy from TAP
and SAP, respectively. Considering the individual components of dynamic and static energy from
L2, Apache shows reductions of 35% and 32%, respectively in TAP.
The energy overhead fordatatransfers dueto CT is marginal intheCSP schemes (up to 1.7%in
Apache). Manyofthereferences duringCTeventissatisﬁedbythelocalcaches (e.g., savingstate).
Requests that go to the L2 often do not require to read the data array, since they typically access
modiﬁed data from another L1 cache, saving signiﬁcant energy compared to other L2 requests that
need to access both the tag and data arrays.
6.5.7 Energy Delay
Figure 6.27 shows the improvement in the energy efﬁciency achieved using an OPMS. The energy
efﬁciency of the system is measured by the product of aggregate energy consumed, and the total
execution time (ED). Although server applications typically use ED2 as their energy efﬁciency
metrics, this dissertation chose the ED metric to lay more weight on the energy consumption.
Three bars for each benchmark shows the result for the baseline (left), TAP (middle), and SAP
(right), respectively.
TAP shows improvement in energy efﬁciency across these workloads. The most improvement
is achieved in benchmarks which also show higher speedup, indicating more efﬁcient use of micro-
architectural structures in TAP. In Apache, TAP demonstrates a substantial improvement of 21%,150
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Figure 6.27: Improvement in Energy Efﬁciency. Energy efﬁciency is estimated using the energy
delay product. Three bars for each benchmark show the results for the baseline (left), TAP (mid-
dle), and SAP (right), respectively.
while Zeus shows 14% improvement. On the other hand, pmake shows a marginal improvementof
3%. Interestingly, this improvementin energy efﬁciency is achieved by simultaneousimprovement
in both the execution time, and the energy expenditure in the system. SAP also shows improve-
ment, albeit at a lesser extent than TAP. SAP achieves most improvement in OLTP (9%), while
showing a marginal 2% degradation in pmake.
Figure6.27demonstratestheimprovementintheenergyefﬁciency achievedthroughtheOPMS
design. But the energy efﬁciency of the entire system depends on several other components (e.g.,
memory, I/O), which remain unaffected by the OPMS design. Consequently, the bottom line ben-
eﬁt in system efﬁciency from solely improving the energy efﬁciency of its multicore will be lower
than that reported in Figure 6.27. However, a recent study has shown that multicores are still the151
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Figure 6.28: Normalized Power Consumption. Three bars for each benchmark show the results for
the baseline (left), TAP (middle), and SAP (right), respectively. Each bar is also broken down to
show the contribution from the dynamic power (bottom), and the static power (top).
leading contributors to the overall system power and energy in a large server setup, constituting
a substantial 38% of the system energy [31]. An OPMS tackles this major component of sys-
tem energy, and in combination with techniques that improve other system components, can yield
superior energy efﬁciency of the whole system.
While the OPMS schemes improve the energy efﬁciency, it is imperative to inspect if it can be
designed within the TDP of the baseline system. To illustrate this design aspect, Figure 6.28 shows
the power consumption of the OPMS schemes, normalized to the baseline. Three bars for each
benchmark shows the result for the baseline (left), TAP (middle), and SAP (right), respectively.
Overall, both TAP and SAP remains on or just above the TDP of the baseline. TAP exceeds the
baseline TDP by 5% in pmake, but remain within 1% of the baseline TDP for all other workloads.152
On the other hand, SAP exceeds the baseline TDP by 2% in OLTP, but remain at or below the
baseline TDP for all other benchmarks.
The dynamic power is increased in TAP for several benchmarks, but this is compensated by the
decrease in leakage power. The higher IPC observed in the computation phases in TAP increases
the dynamic power, while the smaller L2 and the lower core utilization balance this rise by a
reduction in static power. This increase is substantial in Apache and Zeus, which also show the
most leakage reductions from their lower core utilization. For OLTP, SAP shows the maximum
rise in dynamic power, which also results in a overall 2% power increase.
In summary, both the CSP schemes are able to achieve substantial improvement in various
performance characteristics that are important for these server class workloads. Execution time is
improved by 2-10%, while energy efﬁciency is improved by 5–21% in TAP, while remaining at or
marginally above the TDP of the baseline system.
6.6 Sensitivity Analysis
This section presents a detailed sensitivity analysis of the evaluation results described earlier in
this chapter. The purpose of this analysis is to understand the key contributing factors behind the
improvement in various performance metrics demonstrated in the previous section.
So far, this chapter has evaluated CSP on an OPMS, where the multicore is provisioned with
additional on-chip cores for increasing the ﬂexibility in assigning computation. However, the CSP
proposal can also be applied in a conventional multicore, and Section 6.6.1 presents a compara-
tive study to demonstrate the relative contributions from CSP and OPMS, respectively. Although
comparable in area and thermal design power, the OPMS employs a different micro-architecture
than the baseline system. Section 6.6.2 presents a study that use the identical micro-architecture
of the OPMS, but use this micro-architecture in the same spirit as the baseline system. The ﬁnal153
two sections inspect the impact of core micro-architecture by investigating performance results in
multicores that use in-order cores (Section 6.6.3), and the impact of L1 cache sizes (Section 6.6.4).
6.6.1 Evaluating CSP in Conventional Multicore
The evaluation presented in Section 6.2 combined two aspects of multicore design paradigms:
over-provisioning and locality enhancement via CSP. However, the computation assignment via
CSP is not limited to a over-provisioned system: it can also be used in a conventional multicore
[24]. Figure 6.29 presents the runtime comparison of the CSP in a conventional system with the
baseline and CSP in a over-provisioned system. From left to right for each benchmark, the ﬁgure
showsthe result forthe baseline, the TAPassignmentof CSP in an OPMS, and theTAP assignment
in a conventional multicore (marked as TAP C). Each bar is broken down to show the fractional
time spent in computation and contention, respectively.
Figure6.29demonstratesasigniﬁcantperformancelossforCSP—despiteitsenhancedlocality—
causing severe runtime degradations ranging from 22% in Zeus to 48% in pmake. As evident from
the ﬁgure, the contention overhead is the primary factor in this degradation, nullifying the bene-
ﬁts of dynamically specializing each core’s predictive structures. The fractional time spent in the
computation is at or below that in the baseline system, and often comparable to TAP in an OPMS,
indicating the effectiveness of locality enhancement of CSP. However, the restriction placed on
assigning computation to achieve this locality enhancement, coupled with the lack of ﬂexibility in
assigning computation in a conventional multicore, lead to many fold increase in the contention
overhead. For example, compared to TAP in OPMS, the contention overhead is 6X more in
Apache, and 16X more in pmake, when using TAP on conventional multicore. The large per-
formance improvement using TAP in OPMS compared to TAP in a conventional multicore—with
its similar locality enhancement technique—indicates that the OPMS design paradigm is critical154
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Figure 6.29: Runtime comparison with CSP in a conventional multicore. Three bars for each
benchmark, from left to right, show the result for the baseline , TAP in an OPMS, and TAP in the
conventional multicore (marked as TAP C), respectively. Each bar is further broken down to show
the fraction of the runtime spent in active computation (bottom), and the fraction wasted due to the
contention overhead (top), respectively.
for achieving overall beneﬁts in the execution time, instead of just locality enhancement.
The performance results for SAP (omitted)in a conventional multicoreis worse than the results
for TAP due to the additional restrictions placed on assigning OS computation, increasing the
contention overhead even further.
6.6.2 The Role of the OPMS Micro-Architecture
The OPMS evaluated thus far employs a different micro-architecture than the baseline multicore,
where the former contains more processing cores, but smaller L2 cache. Therefore, a key aspect155
in this analysis is to comprehend the role of this alternate micro-architecture in several beneﬁts
demonstrated throughout this chapter. To resolve this issue, this section presents a comparative
analysis where the same OPMS micro-architecture is employed, but in the spirit of the baseline
system.
Unlike the OPMS, which restricts simultaneous computation on all cores, the baseline system
targets full utilization of its on-chip cores. Therefore, this section compares a 12 core multicore
system with a smaller 12MB L2, identical to the OPMS multicore. In this multicore, all the cores
are exposed to the OS to schedule threads. Such a conﬁguration can better exploit the application
concurrency or thread level parallelism to improve throughput by executing 12 software threads
simultaneously, instead of eight. Although, not all applications achieve good scaling behaviors,
the workloads evaluated in this dissertation do indeed show good scaling properties, and ensure
good use of additional cores.
Since this conﬁguration would exceed the TDP of the baseline system when operated at the
baseline frequency, this section also evaluates several 12-core systems where frequency scaling
is applied to remain within the same power envelope of the baseline system. Voltage scaling is
unlikelyto beaviablemeansat thedesignpointconsidered inthisdissertationduetotheincreasing
engineeringchallenges (seeSection 2.3.1). Despitetheimpracticalityofvoltagescaling, theresults
will show the impact of using this means.
Comparing the baseline, OPMS and this new scheme that uses the OPMS micro-architecture
imposes a methodological challenge. Both the baseline system and the OPMS expose eight VC-
PUs to the OS, allowing the use of the same workload checkpoint for each benchmark in all the
experimental results presented so far. However, exposing 12 VCPUs from the OPMS multicore
compels the use of a different checkpoint where 12 application threads are scheduled on those
VCPUs. To mitigate this challenge, experiments presented in this section use substantially longer156
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Figure 6.30: Runtime comparison with 12 VCPUs exposed to the OS. From left to right, ﬁve bars
in each benchmark shows the results for the baseline 8 core system, TAP, and several 12 core
systems operating at different frequency levels indicated in their respective labels.
simulations to make the best effort for alleviating the inherent challenges of comparing two differ-
ent application checkpoints (See Section 5.1.1).
6.6.2.1 Runtime
Figure 6.30 presents the runtime comparison of the baseline and TAP, with the 12 core system
that use the OPMS micro-architecture, but exploits application concurrency by simultaneously
executing 12 application threads. Three different conﬁgurations of this 12 core systems are shown
that vary in the frequency scaling applied on them. From left to right, ﬁve bars in each benchmark
shows the result for the baseline system, TAP, 12 core system with the same frequency of the
baseline/TAP (3 GHz), 12 core system operating at 2GHz and 1.5GHz, respectively.157
By observing the bar showing the 12 core without frequency scaling (12p-100%), the ﬁgure
demonstrates the overall good scaling property seen in these benchmarks. The ideal scaling is
67% reduction in runtime due to the use of 12 cores instead of 8. OLTP and pmake achieve super-
linear scaling, showing runtime reductions of 63% and 65%, respectively. On the other hand, Zeus
shows sub-par scaling of 79%, while Apache and pgoltp show 70% and 71%, respectively. Except
Zeus, the execution times in these benchmarks are within 5% of the ideal scaling behavior.
Figure 6.30 also demonstrates the impact of frequency scaling on runtime for these workloads.
Reducing the frequency dampens the pipeline throughput and increases on-chip latencies, severely
affecting almost all the workloads. Although several of these benchmarks show large stalls from
memory references, most of these stalls are from on-chip latencies rather than the main memory
latency. Therefore, these benchmarks show marginal beneﬁts from the stability of main memory
latency across different on-chip frequencies. Comparing the results between the 12 core systems,
Zeus shows runtime increases of 45% and 86% when operating at 67% and 50% baseline fre-
quency, respectively.
6.6.2.2 Power
Figure 6.31 shows the power consumptions of the different multicore conﬁgurations shown in
Figure 6.30. Several observations can be made from this ﬁgure. First, the ﬁgure shows that the
power consumption from the 12-core multicore goes up substantially, when no frequency scaling
is applied. Apache and OLTP show increases of 60% and 55%, respectively, more than the 50%
addition of core resources. For both these workloads, the relative rise in their dynamic power is
even higher: 67% in Apache and 58% in OLTP. Both these workloads exhibit higher IPC in their
12-core conﬁgurations compared to the baseline eight core system, causing a disproportionate rise
intheirdynamicpower. Despiteusingidenticalapplicationconﬁgurations,and substantiallylonger158
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Figure 6.31: Normalized power consumption with 12-core Multicores. From left to right, six bars
in each benchmark shows the results for the baseline 8 core system, TAP, and several 12 core
systems operating at different frequency levels indicated in their respective labels. The rightmost
bar shows the result for a voltage scaled (0.8V) 12 core system. Each bar is also broken down to
show the contribution from the dynamic power (bottom), and the static power (top).
simulation runs to avoid transient effects, the difference in system conﬁguration (8 cores versus 12
cores) causes this change in workload behavior.
Second, the static power in all the 12-core systems are substantially higher than the OPMS, de-
spite employing the identical micro-architecture. This is an expected result from the 50% increase
in on-chip cores that are actively engaged in computation simultaneously. Because of multiple
leakage tolerant techniques implemented in large caches, the L2 cache does not contribute a ma-
jor fraction of the chip leakage [94]. Therefore, a 25% reduction in the L2 size, seen in both the
OPMS and 12-core conﬁgurations, provides only marginal savings in the chip leakage. In contrast,
most of the low threshold devices, which contribute a large fraction of the leakage when active,159
are concentrated on processing cores [102]. Consequently, these active cores contribute the bulk
of the entire chip’s leakage [94], and by increasing the active cores by 50% compared to OPMS,
the 12-core systems show a substantial increase in static power from leakage.
Third, the ﬁgure shows that workloads with higher static power components require larger
frequency reductions to achieve a power consumption level comparable to the baseline and TAP.
For pmake, the 12-core must operate below 67% of the baseline frequency to achieve comparable
power, while the corresponding requirement in Apache is 50% of the baseline frequency. As dis-
cussed previously, frequency scaling does not affect static power in the absence of voltage scaling
(see Section 2.3.1). Therefore, increasing the number of simultaneously active cores reduces the
dynamic power budget of each core–by more than the fractional increase in cores.
Fourth, the rightmost bar indicates that if voltage scaling was applicable, the power consump-
tion of the 12 core system operating at 2 GHz would become comparable to the baseline across all
the benchmarks.
6.6.2.3 Energy
Although the power consumption in the 12-core multicore system increased substantially, the re-
duction in execution time is expected to bring the total energy expenditure at a comparable level
with the baseline system. Figure 6.32 shows the comparison of energy consumption. Compared to
the baseline system with 8 cores, the 12-core multicore shows an increase in total energy in several
cases (without frequency scaling). For example, Apache and Zeus show increases of 13.1% and
17.5%, respectively. In contrast, OLTP and pmake demonstrates improvements in energy by 2%.
Even then, the total energy expenditure from TAP is lower than that of the 12-core system in all
workloads.
Frequency scaling adversely affects the energy expenditure for all the 12-core conﬁgurations.160
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Figure 6.32: Energy expenditure comparison with 12-core Multicores. From left to right, six bars
in each benchmark shows the results for the baseline 8 core system, TAP, and several 12 core
systems operating at different frequency levels indicated in their respective labels. The rightmost
bar shows the result for a voltage scaled (0.8V) 12 core system..
At 50% frequency scaling, Zeus shows the maximum relative increase in energy expenditure of
48%, duetothelargeincrease inruntimecombinedwithsimilarpowerconsumptionofthebaseline
8-core system. In contrast, pmake shows an increase of 17%, as at this frequency, the power
consumptionin pmake is substantiallylower than the baseline system (Figure 6.31). The rightmost
bar demonstrates that applying voltage scaling can reduce the energy consumption substantially.
6.6.2.4 Energy-Delay Product
Finally, Figure 6.33 shows the comparison of energy efﬁciency—expressed in terms of the energy-
delay product metric—across the baseline system (8-core), TAP, and several 12-core multicore161
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Figure 6.33: Energy delay comparison 12-core multicore conﬁgurations. From left to right, six
bars in each benchmark shows the results for the baseline 8 core system, TAP, and several 12 core
systems operating at different frequency levels indicated in their respective labels. The rightmost
bar shows the result for a voltage scaled (0.8V) 12 core system..
conﬁgurations that vary in the extent of frequency scaling applied on them.
First, the ﬁgure shows that across all benchmarks except Zeus, the 12-core system operating
at the full frequency of the baseline and TAP, achieves the maximum improvement in the energy
delay product. OLTP and pmake demonstrate improvements of 61% and 58%, respectively. Both
these benchmarks achieve more than linear reduction in execution time from scaling (i.e., execut-
ing 12 concurrent application threads instead of 8 in the baseline system), along with a savings in
total energy expenditure, leading to a dramatic improvement in the energy-delay product. How-
ever, this improvement in energy efﬁciency comes at the expense of a substantially higher TDP.
For example, OLTP and pmake show 53% and 50% increase in the average power consumption,162
respectively (see Figure 6.31). Zeus shows the least improvement in energy delay, as its improve-
ment in runtime from using the 12-core system is lowest among all benchmark (see Figure 6.30),
while also showing a modest increase in the energy expenditure (Figure 6.32).
Second, when considering multicore conﬁgurations that are within 10% of the power envelope
for the baseline system in respective workloads, 12-core systems show substantial degradations in
the energy efﬁciency. From Figure 6.31, the 12-core system must operate at 50% of the baseline
frequency when executing Apache, Zeus and OLTP, while for pgoltp and pmake it needs to operate
at 67% of the baseline frequency to restrict within 10% of the baseline power envelope. Within this
category of multicores (at the same power budget), TAP achieves maximum improvement in the
energy delay product, across all benchmark. Although pmake and pgoltp requires smaller reduc-
tion in frequency, relatively higher energy expenditure and near linear increase in execution time
(Figure 6.30) cause thedegradation in the energy efﬁciency. In contrast, memory-boundworkloads
like Apache require greater reduction in frequency to offset their larger static power component.
Consequently,theyshowlarge increasesin energy expenditurefrom theirhigherruntimesasshown
in Figure 6.30, and lead to the degradation of energy efﬁciency.
Finally, the rightmost bar in the ﬁgure demonstrates that voltage scaling can improve the
energy-delay product of the system, while simultaneously operating at a comparable power budget
to the baseline. However, the OPMS still achieves substantially better improvements in Apache
and Zeus, while delivering comparable results in the other benchmarks. Most importantly, this
competitive advantage in OPMS is achieved without resorting to voltage scaling, which will be
impractical in future technology.
In summary, these results demonstrate that the beneﬁts derived from the OPMS is a combined
outcomeofthelocalityenhancementand theOPMSdesignparadigm, insteadofthespeciﬁcmicro-
architecture it employs.163
6.6.3 In-order cores
This section evaluates a completely different multicore design point: multicore built with in-order
processing cores. Few industry vendors have chosen to implement in-order cores for server plat-
forms, and therefore it is important to evaluate the OPMS design in such a context. Fundamentally,
in-order core cannot hide the latency of data references, due to the sequential instruction issue.
Consequently, both instruction and data misses affect the pipeline performance comparably.
Figure 6.34 showsthe speedups achieved in multicorebuiltwith in-order processing cores. The
conﬁguration of the in-ordercore used in thisstudy is described in Section 5.3.1. From left to right,
three bars show the result for the baseline multicore, TAP, and SAP, respectively.
The ﬁgure shows that TAP is able achieve speedups comparable to those presented earlier in
Section 6.4.1, even in multicores with in-order cores. The speedups are within 1% to the earlier
result, exceptinApacheand Zeus. Apacheseesan increaseinspeedupfrom10%to16%inthisﬁg-
ure. In additiontotheimprovementininstructioncacheperformances, Apacheachievessubstantial
performance gains in data cache performances as well. This data cache performance improvement
positively impact the pipeline throughput in the in-order cores, resulting in the differential gain
in performance. In contrast, the large data cache stalls in Zeus, and the lack of improvement in
data cache performance, mask the beneﬁts of instruction throughput improvement,diminishingthe
performance gains seen in Zeus (from 10% to 3%).
In contrast, the degradation in data cache performances seen in SAP, substantially impacts the
performance with in-order cores. For example, OLTP observes an improvement of 2%, compared
to 10% improvement seen with out-of-order cores. While SAP achieved a 4% improvement in
pmake, with in-order cores, it performs worse than the baseline system (1%). In summary, TAP
continues to be useful within the context of in-order cores, but SAP loses most of the performance
gains seen due to the degradation in data cache performances.164
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Figure 6.34: Speedup achieved with In-order Cores. From left to right, three bars for each bench-
mark show the results for the baseline, TAP, and SAP, respectively.
6.6.4 L1 Cache Sizes
Thissection investigatestheimpact ofL1 cache sizeson theperformance impactofCSP. L1caches
are closely coupled with the processing cores, and the cache access time play a key role in deter-
mining the clock frequency [42]. Consequently, the sizes of L1 caches grow slowly, despite the
abundance of transistor resources. The size of the caches modeled in this study is fairly common
among out-of-order processor core implementations, most notably Alpha 21264 [60]. However,
two different L1 sizes are evaluated in this section: 32KB and 128KB. The shared L2 remains
unchanged in all these experiments.
Figure 6.35 shows the speedup achieved when using L1 sizes of 32KB. Both L1 Instruction165
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Figure 6.35: Speedup with 32KB L1 Caches. From left to right, three bars for each benchmark
show the results for the baseline, TAP, and SAP, respectively.
cache, and the L1 Data cache are 32KB, and 8-way associative in this experiment. Across several
benchmarks, the speedups achieved using this cache conﬁguration is lower than that seen with the
64K caches. The smaller cache reduces the amount of predictive state retained in inactive cores,
which leads to lesser beneﬁt from the dynamic specialization through CSP. TAP, for example,
yields only 2% speedup in Apache compared to 10% seen earlier. SAP, on the other hand, leads to
performance degradation in Apache and Zeus, while achieving lower speedups in the rest.
Figure 6.36 shows the speedup achieved with 128K L1 caches. TAP achieves 18% speedup in
Apache, substantially more than the 10% speedup achieved using 64K caches. For Apache, TAP
improves both instruction and data cache performances, and this improvement is relatively larger166
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Figure 6.36: Speedup with 128KB L1 Caches. From left to right, three bars for each benchmark
show the results for the baseline, TAP, and SAP, respectively.
particularly for instruction caches. As the instruction reference latency is a primary bottleneck in
this benchmark, using larger L1 Instruction caches enables more state to be retained, leading to
more improvement. OLTP performs similar to the results in 64K cache. However, Zeus shows
lower speedup of 6%, compared to 10%. The performance of data caches has greater impact on
Zeus runtime, and using 128K worsens the relativeperformance of the data cache in TAP and SAP.
Likewise, SAP performs slightly better in three benchmarks: Apache, OLTP and pmake. But due
to the worse data performance, SAP exhibits a degradation in the runtime for pgoltp and Zeus.167
6.7 Related Work
A signiﬁcant amount of past research targets voltage-frequency scaling as an effective means
for delivering power-performance beneﬁts. For multicore designs, recent studies demonstrate
the potential for achieving a superior energy-delay product, while restricting the performance
loss [52,68]. Much of this work relies on device-level power reduction through voltage scaling,
which is unlikely to continue in coming technology generations (see Section 2.3.1). Frequency
scaling, in the absence of voltage scaling, yields a worse power performance trade-off for a broad
class of multithreaded applications. Instead, this dissertation demonstrates aggressive coarse-grain
techniques for SAF reduction in a power-constrained microprocessor, and illustrate how such de-
signs can achieve improvements in the energy-delay product.
Several previous proposals have investigated the power-performance implications of varying
resource provisioning for caches and cores using multi-programmed workloads (e.g., [68]) and
multithreaded scientiﬁc workloads (e.g., [77]). These studies assume a traditional multicore de-
sign where the pool of processing cores are simultaneously active. In contrast, the OPMS design
paradigm advocates an alternative multicore design where only a subset of the available cores
participate in active computation. This section rigorously evaluated the performance and energy
efﬁciency of this design in the context of multithreaded server class applications.
Many past proposals advocate activity migration to mitigate thermal hot spots [37, 69, 97].
While adopting different mechanisms and underlying microarchitectures, all of them attempt to
take rectifying action after a certain threshold temperature is sensed, indicating a forthcoming
thermal emergency. Rather, an OPMS naturally offers a spatial slack in computational resources,
andCSPexploitedthisslackbycontinuallymovingthecomputationaroundtoavoidexercisingone
particular resource for a long enough duration. Powell, et al., exploitspatial slack in a conventional
multicore by modifying the system software, and primarily focus on the power density problem168
[37]. However, they do not investigate the implications of TDP or SAF in their design, neither do
they address complex multithreaded workloads, and their solution is not transparent to the OS.
Heterogeneous multicores have been proposed to improve the energy efﬁciency of various
applications, by employing different processing cores that vary in ILP extraction and energy efﬁ-
ciency [63,79]. This dissertation focuses on multicores built from homogeneous processing cores
that are growing in prominence due to their modular and cost effective designs. However, the
OPMS design paradigm is also applicable to heterogeneous multicores, especially by allowing
designers to aggressively integrate many more cores than would be possible in a conventional
multicore system.
6.8 Summary
This chapter presented quantitative results based on a rigorous evaluation carried out for under-
standing the major trade-offs in an OPMS design that employs Computation Spreading (CSP).
Using CSP on an OPMS, signiﬁcantly improved the performance of the multithreaded server ap-
plications evaluated in this dissertation, demonstrating 10% speedups in Apache and Zeus using
TAP, respectively. A major component of these speedups came from the dramatic improvement in
L1 instruction misses (up to 44% in Zeus), while the improvements in the branch mis-prediction
also played an important role. Despite frequent computation transfers, the data latencies remain
comparable to the baseline using TAP, thereby limiting its relative impact on performance as com-
pared to the baseline. In addition, this chapter demonstrated that using an OPMS substantially
reduces the contention overhead of CSP, and the superior bandwidth of on-chip communication
restricted the latency overhead from the CT within manageable limit, eventually realizing perfor-
mance gains, even after accounting for these overheads.
In the second part, this chapter demonstrated the potential of an OPMS design in achieving169
energy efﬁciency. Despite using more processing cores, the chapter showed that the selective as-
signment of computation in an OPMS led to a partial reduction in the number of cores engaged
in computation on average. Along with the runtime improvements, this reduction in core activity,
achieved an overall savings in the core energy, while the cache energy was improved by bet-
ter utilization of private caches, and saving accesses into the shared cache. Overall, this chapter
demonstrated improvements of 4–20% in energy efﬁciency in an OPMS, while remaining within
the power envelope of the baseline system.
In the ﬁnal part, this chapter presented results from several sensitivity analysis to understand
the relative contributions of CSP, the OPMS design paradigm, and various system level conﬁg-
uration. By comparatively evaluating CSP on a conventional multicore, and a 12-core system—
identical conﬁguration as the OPMS micro-architecture—in the conventional way (i.e., exposing
all the cores to the OS for exploiting application level concurrency), this chapter demonstrated that
the energy efﬁciency improvements are largely derived from the OPMS design paradigm itself,
rather than exclusively from the locality enhancement of CSP, and the speciﬁc micro-architecture
employed.170
Chapter7
Conclusions
Today, the design of microprocessors is at a juncture of intriguing design choices that lie ahead.
While the emergence of multicore systems is making a large impact on the entire computer indus-
try, the adoption of energy efﬁciency requirements in general purpose microprocessors is poised to
radically alter the shape of future microprocessors.
In this context, this dissertation presented an in-depth exploration of a novel multicore design
paradigm that can substantially impact future microprocessor designs. Section 7.1 summarizes the
contributionsof thisdissertation. Section 7.2 presentspossiblefuture research directionsstemming
out of this work.
7.1 Contributions
The main contributions of this dissertation were: the deﬁnition and application of an abstract
model to represent the power constraint in microprocessors (Chapter 2), the OPMS framework
and its implementation (Chapter 3), a classic application of the OPMS design via Computation
Spreading (Chapter 4) and its rigorous evaluation (Chapter 6). The key results from each of them171
are outlined next.
7.1.1 Simultaneously Active Fraction (SAF)
Despite the increasing demand of energy efﬁciency in microprocessor designs, accurate estima-
tion of the power consumption in the early phase of their designs remains impractical. Instead,
this dissertation presented a model to capture the ﬁrst order impact of the power constraint, and
demonstrated its utility in guiding multicore designs. This work deﬁned Simultaneously Active
Fraction (SAF) to denote the largest allowable fraction of on-chip devices that can remain active
simultaneouslywithout violating the power envelope of the chip. Due to the continued exponential
growth of on-chip devices, coupled with the limited improvement in energy efﬁciency from de-
vice scaling, this dissertation demonstrated a monotonically decreasing SAF in future technology
generations.
To meet their power constraints, future multicores must incorporate novel techniques for SAF
reduction, and investigate how a reduction of SAF impacts their high-level functional designs
early in the design phase. This work demonstrated two speciﬁc uses of SAF considerations using
analytic models in multicore design. First, this work extended the previous work by Hill and
Marty [46], and incorporated SAF for explicitly modeling power constraints in various multicore
designs. Interestingly, this work found that with the increasing power constraint, modeled using
different levels of SAF, the asymmetric multicore approached the performance of the dynamic
multicore. At exactly SAF = 1/2, and lower, the asymmetric multicore performed as good as the
dynamic multicore, altering one of the major conclusions in the previous work [46].
In the second application, this work investigated the use of over-provisioning as a fall out
from the chips with decreasing SAF. The asymmetric multicore was able to better adapt to the
increasingpowerconstraints,as itover-provisionedthecoreresources, anddynamicallydistributed172
its power budget among on-chip cores. With the abundance of an area budget, this general strategy
appeared promising, and this dissertation presented an analytic model to investigate its utility in
multithreaded applications. Based on the characteristics of the multithreaded server applications,
the work showed the superior ability of over-provisioned multicores to dynamically adapt to the
workload characteristics. This early promise of improving performance via over-provisioningcore
resources in multicores led to the in-depth analysis of such systems in the subsequent chapters.
7.1.2 Over-provisioned Multicore System (OPMS)
This work deﬁned the broad framework for an Over-provisioned Multicore System (OPMS), dis-
cussed its functional requirements, and presented an elaborate discussion on cost-beneﬁt analysis.
By design, an OPMS integrates more processing cores on its die than allowed by the chip Thermal
Design Power. In this framework, a subset of the on-chip cores carry out the collective compu-
tation, while the rest of the cores are maintained in an inactive state. Fundamentally, this design
paradigm captures the shifting trends in the underlying semiconductor technology, where integrat-
ing cores on a single die comes with a signiﬁcantly lower marginal cost than the engineering and
economic cost to power them up simultaneously.
Two majorfunctionalrequirementsinthisframeworkare: interfacingwiththesystemsoftware,
and power efﬁcient management of inactive core resources. To satisfy the ﬁrst requirement, this
dissertation implemented a solution based on virtualization techniques. The OPMS framework is
supportedbyavirtualizingtheprocessorcores, andprovidingamechanismtotransfercomputation
between on-chip cores. Both these are implemented in a ﬁrmware component, transparent to the
software. The second requirement is met by incorporating aggressive leakage tolerant techniques
so as to reduce the power consumption from the inactive cores. The core logic structures are
augmented with sleep transistors based on MTCMOS, which can reduce leakage in inactive cores173
within 2% of the corresponding leakage in the active mode. The private caches maintain their
predictive states in a drowsy state during inactive periods, consuming 20% static power compared
to that in the active mode.
The OPMS design paradigm facilitates a tremendous ﬂexibility in assigning computation on
cores by integrating more processing cores, and dynamically distributing the power budget among
on-chip cores. This dissertation proposed and evaluated Computation Spreading that exploited this
unique multicore framework.
7.1.3 Computation Spreading
In the canonical model of assigning computation from multithreaded applications onto multicore
systems, an entire software thread is assigned to a single processor for execution. This assignment
policy leads to extensive commonality in the code executed on different on-chip cores. This dis-
sertation found that 48–70% instructions blocks were accessed by all the on-chip cores in server
applications. The extensive code reuse severely degraded the effectiveness of micro-architecture
structures that are designed to exploit instruction stream properties.
To mitigatethis problem, and exploitthe OPMS framework, this dissertation proposed Compu-
tationSpreading (CSP). Conceptually, CSP aimed to collocatesimilarcomputationfragments from
different threads on the same core, while distributing the dissimilar computation fragments from
the same thread across multiple cores. Each core in the OPMS became dynamically and tempo-
rally specialized for executing a set of speciﬁc computation fragments by retaining the states (such
as instruction cache contents and branch predictor entries) necessary to perform each computation
efﬁciently.
Guided by thegeneral design considerationsof CSP, this dissertationpresented a speciﬁc appli-
cation of CSP where it separated the user and OS computation from each thread. Different sets of174
on-chipcores wereprovisionedtocarry outthesecomputations. Thelocalityofmemoryreferences
were improved,as thisdistributionavoided destructiveinterference from OS and usercomputation,
while enhancing the constructive interference between multiple computation fragments belonging
to the same class.
A rigorous evaluation of this application was presented next. This dissertation found that CSP
dramatically reduced L1 instruction misses by 20–51% in server benchmarks, improving the av-
erage instruction latency observed by 24–57%. Despite frequent computation transfers, the data
latencies remained comparable to the baseline in the best assignment policy. Overall, such local-
ity enhancement in memory references via selective use of on-chip cores led to 4–10% speedup
improvement, along with 9–21% improvement in energy efﬁciency. A detailed sensitivity analysis
further demonstrated that this improvement was a combined result of the OPMS design paradigm
and locality enhancement from CSP, rather than exclusively from CSP or the particular OPMS
micro-architecture.
7.2 Future Directions
The work presented in this dissertation is an initial foray into an area of immense potential for
future multicore designs. The general paradigm of multicores where computation resources are
dynamically employed can impact a range of applications, while providing new avenues to meet
design objectives. This section presents few possible research directions that can beneﬁt from the
insights gained out of this dissertation.175
7.2.1 OPMS Management
The OPMS framework is a promising execution platform for delivering energy efﬁciency without
demanding additional power budget. Different forms of hardware accelerators, and other modes
of achieving dynamic specialization from structurally identical cores as demonstrated by CSP,
will likely be developed in the near future. Managing and effectively exploiting these growing
computation resources will be the two key challenges in this domain, as the conventional policy
of using the OS to manage computation resources at the granularity of a processing core will not
scale.
ThisworkdemonstratedoneexampleformanagingtheseresourcesinanOPMSviaalightweight
virtual machine layer. While this technique is indeed a viable mechanism, other alternatives exist
with different engineering trade-offs. Exposing an abstract notion of this OPMS to the application
layer through the runtime system appears promising, since it can facilitate both management and
effective use of the underlying computation resources. For example, application developers can
provide hints to aid in the appropriate micro-architecture assignment of computation fragments,
as well as restructure their algorithm and data-structures to facilitate moving computation to data,
similar to CSP.
7.2.2 CSP
This dissertation presented a speciﬁc application of CSP in the context of multithreaded appli-
cations. However, CSP is applicable to a broader range of applications without just relying on
separating OS and User computation. Many domains of applications spend negligible fractions of
their execution time in the OS (e.g., SPEC CPU benchmarks [114]). For such applications, CSP
must look for more sophisticated means for partitioning computation fragments. Nevertheless, the
general design considerations mentioned in Section 4.3 will continue to be useful in developing176
new applications of CSP.
Beyond the server class workloads, data stalls are the major impediments to performance in a
vast majority of benchmarks, with a substantially smaller instruction stall component [44]. The
assignment of computation fragments onto multiple cores must then consider both the code path
and the section of data footprint that a particular fragment operates on. Moreover, the true data
dependency in the program must be separated from the dependencies in the stack operations, as
many of the latter are false dependencies. Thus, when the computation moves around on different
cores, the hardware/software must ensure that stack dependencies are limited to avoid unnecessary
cache-to-cache transfers.
Conceptually, CSP improves the utilization of private resources by carefully mapping compu-
tation fragments onto appropriate cores. This general policy will become increasingly important
with the proliferation of compute resources in future multicores, causing a corresponding growth
in aggregate private resources. Poor utilization of these resources will exacerbate the impact on
performance, as increasing wire delays in future technology will invariably drive up the access
latency of large shared resources.
CSP alters the speciﬁc instruction streams that exercise a given micro-architecture component
in a modern processor core. This fundamental property in CSP can dramatically improvethe effec-
tiveness of micro-architecture components, and reduce the burden of design complexity necessary
for handling a wide variance in instruction stream properties. This dissertation demonstrated the
effect on branch predictors and caches, but the promise of CSP extends well beyond those two
structures, inﬂuencing the fundamental design considerations in future microprocessors.177
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